

Signetics

Integrated circuits

Part 7

May 1981

Bipolar memories

signetics

BIPOLAR MEMORY DATA MANUAL

1981

signetics

	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Signetics reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement. Applications for any integrated circuits contained in this publication are for illustration purposes only and Signetics makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.

© Copyright 1981 Signetics Corporation

signetics

TABLE OF CONTENTS

INTRODUCTION		7
Bipolar Memory Cross Reference		9
Bipolar Memory Selection Guide		10
BIPOLAR MEMORY DATA SPECIFICATIONS		
CAMs		
10155	16-Bit ECL CAM (8X2)	15
RAMs		
82S25 (O.C.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
3101A (O.C.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
54/74S189 (T.S.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
82S21 (O.C.)	64-Bit Bipolar Write-While-Read RAM (32X2)	23
54/74S301	256-Bit TTL RAM (256X1)	30
82S16 (T.S.)	256-Bit Bipolar RAM (256X1)	34
82S09 (O.C.)	576-Bit Bipolar RAM (64X9)	38
82S19 (O.C.)	576-Bit Bipolar RAM (64X9)	38
100422	1024-Bit ECL RAM (256X4)	42
10415	1024-Bit ECL RAM (1024X1)	45
10415A	1024-Bit ECL RAM (1024X1)	45
100415	1024-Bit ECL RAM (1024X1)	48
100415A	1024-Bit ECL RAM (1024X1)	48
82S210 (T.S.)	2304-Bit Bipolar RAM (256X9)	51
82S212 (T.S.)	2304-Bit Bipolar RAM (256X9)	55
8X350 (T.S.)	2048-Bit Bipolar RAM (256X8)	58
PROMs		
Programming Information		62
82S23 (O.C.)	256-Bit Bipolar PROM (32X8)	66
82S123 (T.S.)	256-Bit Bipolar PROM (32X8)	66
10139	256-Bit ECL High Performance PROM (32X8)	68
82S126 (O.C.)	1024-Bit Bipolar PROM (256X4)	73
82S129 (T.S.)	1024-Bit Bipolar PROM (256X4)	73
10149	1024-Bit ECL PROM (256X4)	75
82S130 (O.C.)	2048-Bit Bipolar PROM (512X4)	81
82S131 (T.S.)	2048-Bit Bipolar PROM (512X4)	81
82S115 (T.S.)	4096-Bit Bipolar PROM (512X8)	83
82S141 (T.S.)	4096-Bit Bipolar PROM (512X8)	88
82HS147 (T.S.)	4096-Bit High Speed Bipolar PROM (512X8)	90
82S137 (T.S.)	4096-Bit Bipolar PROM (1024X4)	92
82HS137 (T.S.)	4096-Bit High Speed Bipolar PROM (1024X4)	94
82S180 (O.C.)	8192-Bit Bipolar PROM (1024X8)	96
82S181 (T.S.)	8192-Bit Bipolar PROM (1024X8)	96
82HS181 (T.S.)	8192-Bit High Speed Bipolar PROM (1024X8)	98A
82LS181 (T.S.)	8192-Bit Low Power Bipolar PROM (1024X8)	99
82PS181 (T.S.)	8192-Bit Power Strobed Bipolar PROM (1024X8)	100A
82S2708 (T.S.)	8192-Bit Bipolar PROM (1024X8)	101
82S183 (T.S.)	8192-Bit Bipolar PROM (1024X8)	103
82S185 (T.S.)	8192-Bit Bipolar PROM (2048X4)	106
82HS185 (T.S.)	8192-Bit High Speed Bipolar PROM (2048X4)	107A
82S191 (T.S.)	16,384-Bit Bipolar PROM (2048X8)	108
82HS191 (T.S.)	16,384-Bit High Speed Bipolar PROM (2048X8)	110A
Integrated Fuse Logic		
82S100 (T.S.)	Bipolar Field Programmable Logic Array (16X48X8)	111
82S101 (O.C.)	Bipolar Field Programmable Logic Array (16X48X8)	111

82S102 (O.C.)	Bipolar Field Programmable Gate Array (16X9)	124
82S103 (T.S.)	Bipolar Field Programmable Gate Array (16X9)	124
82S104 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X48X8)	134
82S105 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X48X8)	134
82S106 (O.C.)	Bipolar Field Programmable ROM Patch (16X48X8)	159
82S107 (T.S.)	Bipolar Field Programmable ROM Patch (16X48X8)	159
82S150 (O.C.)	Bipolar Field Programmable Gate Array (18X12)	172
82S151 (T.S.)	Bipolar Field Programmable Gate Array (18X12)	172
82S152 (O.C.)	Bipolar Field Programmable Logic Array (18X32X10)	178
82S153 (T.S.)	Bipolar Field Programmable Logic Array (18X32X10)	178
82S154 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S155 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S156 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S157 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S158 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S159 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
MILITARY		199
PACKAGES		217
INDEX		237

INTRODUCTION

Rapid improvement in both the cost and performance of semiconductor memories has led to a dramatic increase in their usage in today's highly sophisticated electronic systems. Signetics has worked diligently over the last 16 years to develop the various technologies necessary to satisfy the broad range of users' semiconductor memory requirements.

Signetics offers a complete line of bipolar Schottky PROMs, programmable logic elements, RAM, and other special memory products for high speed applications. These products are available with organizations ranging from 64 to 2K bits for the RAM family and 256 to 16K bits for the PROM family. All Signetics' bipolar products are fabricated with double level metalization for maximum packaging density and low cost. PROM fuses are constructed with nichrome links for the highest reliability and programming yield in the industry. Signetics will continue to advance bipolar memory "state of the art" in 1981 with the introduction of new low power Schottky and latched PROMs, and other programmable array logic products.

The 1981 Signetics Memory Data Manual contains all necessary data on currently available products and those products which are planned for the future. In addition, the following pages provide product selection guides to aid the user in quickly selecting the optimum product for his particular system application.

Signetics reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

BIPOLAR MEMORY CROSS REFERENCE*

AMD	SIGNETICS
2700	82S16
2701	82S17
27S02/3101A	3101A
54S289	82S25
27S08	82S23
27S09	82S123
27LS09	
27S12	82S130
27S13	82S131
27S15	82S115
27S20	82S126
27S21	82S129
27S29	82HS147
27S31	82S141
27S33	82S137
27S03	74S189
74S189	
27S180	82S180
27S181	82S181
27S185	82S185

FAIRCHILD	SIGNETICS
10415	10146
10416	10149
93403	82S25
93404	3101A
93405	74S189
93411	82S17
93417	82S126
93419	82S09
93421	82S16
93427	82S129
93431	82S23
93436	82S130
93446	82S131
93448	82S141
93453	82S137
93478	82S210
93479	82S212
93419	82S19
93450	82S180
93451	82S181
93L451	82LS181
93458	82S101
93459	82S100

NATIONAL	SIGNETICS
74S188	82S23
74S189	74S189
74S206	82S17
74S287	82S129
74S288	82S123
74S387	82S126
74S472	82HS147
74S570	82S130
74S571	82S131
74S573	82S137
85S181	82S181
85S180	82S180
87S296	82S141
54S289	82S25
82S185	82S185

MMI	SIGNETICS
5560	82S25
6300-1	82S126
6301-1	82S129
6305-1	82S130
6306-1	82S131
6330	82S23
6331	82S123
6341-1	82S141
6349	82HS147
6353-1	82S137
6380	82S180
6381	82S181
6530	82S17
6531	82S16
6560	3101A
6561	74S189
H6555	82S09
63S1681	82S191
PAL16R4	82S155†
PAL16R6	82S157†
PAL16R8	82S159†
PAL10H8	82S153†
PAL10L8	82S153†
PAL12H6	82S153†
PAL12L6	82S153†
PAL14H4	82S153†
PAL14L4	82S153†
PAL16H2	82S153†
PAL16L2	82S153†
PAL16L8	82S153†
PAL16C1	82S153†

INTEL	SIGNETICS
3101	82S25
3101A	3101A
3106	82S16
3107	82S17
3601	82S126
3602	82S130
3608	82S180
3621	82S129
3622	82S131
3624	82S141
3625	82S137
3628	82S181
3636	82S191

INTERSIL	SIGNETICS
5501	82S25
5523A	82S16
5533A	82S17
5600	82S23
5603A	82S126
5604	82S130
5610	82S123
5623A	82S129
5624	82S131
5625	82S141
56S26	82S137

MOTOROLA	SIGNETICS
4064	82S25
4256	82S16
5005	82S126
7641	82S141
7643	82S137
10139	10139
10149	10149
7680	82S180
7681	82S181
82100	82S100
82101	82S101

HARRIS	SIGNETICS
HM7602	82S23
HM7603	82S123
HM7610	82S126
HM7611	82S129
HM7620	82S130
HM7621	82S131
HM7625	82S114
HM7641	82S141
HM7643	82S137
HM7647	82S115
HM7649	82HS147
HM7680	82S180
HM7681	82S181
HM7681R	82S183
HM7685	82S185
HM76161	82S191

T.I.	SIGNETICS
54S289	82S25
74S188	82S23
74S189	74S189
74S287	82S129
74S288	82S123
74S289	3101A
74S387	82S126
74S472	82HS147
74S474	82S141
74S476	82S137
74S478	82S181
74S479	82S180
74S455	82S185
74LS478	82LS181

*Parts are pin for pin functional replacements except where noted. Signetics supplies most devices in both commercial and military temperature ranges.

†Parts are pin compatible and functionally equivalent with suitable program table translation. Open collector versions are also available.

BIPOLAR MEMORY SELECTION GUIDE

DEVICE	ORGANIZATION	OUTPUT CIRCUIT ¹	OUTPUT LOGIC ²	ACCESS TIME [ns] ⁴	TEMPERATURE RANGE ³	PACKAGE	NO. OF PINS	MAX. I _{CC} [mA] ⁴
CAMs 10155	8X2	OE	—	13	C	F,N	18	140
RAMs								
82S25	16X4	OC	B	50	M,C	F,N	16	105
3101A	16X4	OC	B	35	M,C	F,N	16	105
54/74S189	16X4	TS	B	35	M,C	F,N	16	110
82S21	32X2	OC	T	50	C	F,N	16	130
82S16	256X1	TS	T	50	M,C	F,N	16	115
82S17	256X1	OC	T	50	M,C	F,N	16	115
82S09	64X9	OC	T	45	M,C	I,N	28	190
82S19	64X9	OC	B	35	M,C	I,N	28	190
82S210*	256X9	TS	B	60	C	F,N	24	185
82S212*	256X9	TS	B	45	C	F	24	185
8X350*	256X8	TS	B	N/A	M,C	F	22	185
FPLAs								
82S100	16X48X8	TS	—	50	M,C	F,N	28	170
82S101	16X48X8	OC	—	50	M,C	F,N	28	170
82S152*	18X32X10	OC	I/O	40	M,C	F,N	20	155
82S155*	18X32X10	TS	I/O	40	M,C	F,N	20	155
FPGAs								
82S150*	18X12	OC	I/O	20	M,C	F,N	20	155
82S151*	18X12	TS	I/O	20	M,C	F,N	20	155
82S102	16X9	OC	—	35	M,C	F,N	28	170
82S103	16X9	TS	—	35	M,C	F,N	28	170
FPLSe								
82S104	16X48X8	OC	R	90	M,C	F,N	28	180
82S105	16X48X8	TS	R	90	M,C	F,N	28	180
82S154*	16X32X12	OC	I/O, R	65	M,C	F,N	20	155
82S155*	16X32X12	TS	I/O, R	65	M,C	F,N	20	155
82S156*	16X32X12	OC	I/O, R	65	M,C	F,N	20	155
82S157*	16X32X12	TS	I/O, R	65	M,C	F,N	20	155
82S158*	16X32X12	OC	I/O, R	65	M,C	F,N	20	155
82S159*	16X32X12	TS	I/O, R	65	M,C	F,N	20	155

*To be announced

NOTES

1. Output circuit:

- OE = Open emitter
- OC = Open collector
- TS = 3-state

2. Output logic:

- T = Transparent—input data appears on output during Write
- B = Blanked—output is blanked during Write
- R = Output registers
- I/O = Input/Output option

3. Temperature range:

- C = Commercial (0°C to +75°C)
- M = Military (-55°C to +125°C)
- All ECL 10,000 series (-30°C to +85°C)

4. Commercial (0°C to +75°C)

BIPOLAR MEMORY SELECTION GUIDE (cont'd)

DEVICE	ORGANIZATION	OUTPUT CIRCUIT ¹	OUTPUT LOGIC ²	ACCESS TIME [ns] ⁴	TEMPERATURE RANGE ³	PACKAGE	NO. OF PINS	MAX. I _{CC} [mA] ⁴
PROMs								
82S23	32X8	OC	—	50	M,C	F,N	16	77
82S123	32X8	TS	—	50	M,C	F,N	16	77
10139	32X8	OE	—	20	C	F,N	16	145
82S126	256X4	OC	—	50	M,C	F,N	16	120
82S129	256X4	TS	—	50	M,C	F,N	16	120
10149	256X4	OE	—	20	C	F	16	150
82S114	256X8	TS	—	60	M,C	F,N	24	175
82S130	512X4	OC	—	50	M,C	F,N	16	140
82S131	512X4	TS	—	50	M,C	F,N	16	140
82S115	512X8	TS	—	60	M,C	F,N	24	175
82S141	512X8	TS	—	60	M,C	F,N	24	175
	512X8	TS	—	45	C	F,N	20	155
82S137	1024X4	TS	—	60	M,C	F,N	18	140
	1024X4	TS	—	45	M,C	F,N	18	140
82LS181	1024X8	TS	—	175	M,C	F,N	24	80
82S180	1024X8	OC	—	70	M,C	F,N	24	175
82S181	1024X8	TS	—	70	M,C	F,N	24	175
	1024X8	TS	—	70	M,C	F,N	24	185
82S183	1024X8	TS	—	60	M,C	F,N	24	175
82S2708	1024X8	TS	—	225	M	F	24	85
82S185	2048X4	TS	—	100	M,C	I,N	18	120
	2048X4	TS	—	70	M,C	I,N	18	120
82S191	2048X8	TS	—	60	M,C	F,N	24	175
	2048X8	TS	—	80	M,C	I,N	24	175

*To be announced

NOTES

1. Output circuit:

- OE = Open emitter
- OC = Open collector
- TS = 3-state

2. Output logic:

- T = Transparent—input data appears on output during Write
- B = Blanked—output is blanked during Write
- R = Output logic
- I/O = Input/output option

3. Temperature range:

- C = Commercial (0°C to +75°C)
- M = Military (-55°C to +125°C)
- All ECL 10,000 series (-30°C to +85°C)

4. Commercial (0°C to +75°C)

BIPOLAR MEMORY DATA SPECIFICATIONS

DESCRIPTION

The 10155 is a 16-bit ECL Content Addressable Memory (CAM) organized as an array of 8 words by 2 bits. Each cell of the array consists of a D-type latch and an exclusive-OR comparator, along with control logic for reading, writing and masking.

The modes of operation possible with the 10155 are associate, masked associate, read, write, and hybrid. Lines Y_0 - Y_7 are used for linear word select in the read/write mode, and are used as outputs for match/mismatch information in the associate mode.

In associate operation, I_0 and I_1 contain information to be compared. If the latches at a particular Y location are in a state matching the input data, that Y line goes low.

The Y outputs are open emitters, allowing expansion in multiples of 2 bits by tying additional 10155's to the Y bus lines. To inhibit comparison of a particular bit, the corresponding A_0 or A_1 line is held low.

In the read mode, the state of the selected cells appears on outputs D_0 and D_1 . In the write mode, these outputs are transparent, following the state of I_0 and I_1 .

In Hybrid mode, one of the I_0 or I_1 data inputs may be associated with the Q_{n0} or Q_{n1} cells respectively. If a match exists, the corresponding Y_n line(s) will go low, and can be used to address the other half of the memory for writing new data. Thus, it is possible to write I_1 in Q_{n1} where I_0 matches Q_{n0} or vice versa.

FEATURES

- 12ns associate time (max.)
- Linear address select
- Single bit masking
- 50 Ω output drive
- ECL 10K compatible
- Open emitter match lines for easy bit expansion
- 50k Ω input pulldown resistors (except on Y lines)


APPLICATION

- Content addressable memory systems

RECOMMENDED OPERATING VOLTAGES

- $V_{CC1} = V_{CC2} = 0V$
- $V_{EE} = -5.2V \pm 5\%$

PIN CONFIGURATION




TRUTH TABLE (POSITIVE LOGIC)

MODE	A_0	A_1	I_0	I_1	\bar{W}	D_0	D_1	Q_{n0}	Q_{n1}	Y_n
Associate ¹	1	1	1/0	1/0	X	0	0	Q_{n0}	Q_{n1}	$Q_{n0} \oplus I_0 + Q_{n1} \oplus I_1$
Associate ^{1,2} (masked)	1	0	1/0	X	1	0	D_1	Q_{n0}	Q_{n1}	$Q_{n0} \oplus I_0$
Associate ^{1,2} (masked)	0	1	X	1/0	1	D_0	0	Q_{n0}	Q_{n1}	$Q_{n1} \oplus I_1$
Read ³	0	0	X	X	1	D_0^2	D_1^2	Q_{n0}	Q_{n1}	0 (Selected address)
Write ^{3,4}	0	0	1/0	1/0	0	I_0	I_1	I_0	I_1	0 (Selected address)
Hybrid ⁵	1	0	1/0	1/0	0	0	I_1	Q_{n0}	$I_1 \cdot \bar{Y}_n$	$Q_{n0} \oplus I_0$
Hybrid ⁵	0	1	1/0	1/0	0	I_1	0	$I_0 \cdot \bar{Y}_n$	Q_{n1}	$Q_{n1} \oplus I_1$


X = Don't care
 Q_{n0} = Contents of address n, Bit 0 (n = 0 to 7)
 Q_{n1} = Contents of address n, Bit 1

- NOTES
1. 1 (high) = Mismatch, 0 (low) = Match
 2. Read mode: $D_0 = Q_{00} \cdot \bar{Y}_0 + Q_{10} \cdot \bar{Y}_1 + \dots + Q_{70} \cdot \bar{Y}_7$
 $D_1 = Q_{01} \cdot \bar{Y}_0 + Q_{11} \cdot \bar{Y}_1 + \dots + Q_{71} \cdot \bar{Y}_7$
 3. In normal operation a single Y address is selected for read or write
 4. Write is transparent
 5. Simultaneous Associate and Write at all "Match" addresses.

BLOCK DIAGRAM



LOGIC DIAGRAM (TYPICAL BIT)



ABSOLUTE MAXIMUM RATINGS $V_{CC1} = V_{CC2} = 0V$

PARAMETER	RATING	UNIT
V_{EE} Supply voltage	-8	Vdc
V_{IN} Input voltage	0 to V_{EE}	Vdc
I_O Output source current	40	mAdc
T_A Operating Temperature Range	-30 to +85	°C
T_J Operating junction	125	
T_{STG} Storage	-55 to +125	

DC ELECTRICAL CHARACTERISTICS¹ $V_{CC1} = V_{CC2} = 0V, V_{EE} = -5.2V, R_L = 50\Omega$ to -2V

PARAMETER	TEST CONDITIONS	-30 °C			+25 °C			+85 °C			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{IL} Input voltage Low		-1.890			-1.850			-1.825			V
V_{IH} Input voltage High				-0.890			-0.810			-0.700	
V_{ILA} Input voltage Low threshold				-1.500			-1.475			-1.440	
V_{IHA} Input voltage High threshold		-1.205			-1.105			-1.035			
V_{OL} Output voltage Low	$V_{IH} = \text{Max}, V_{IL} = \text{Min}$	-1.89		-1.675	-1.65		-1.85	-1.825		-1.615	V
V_{OH} Output voltage High		-1.06		-0.89	-0.96		-0.81	-0.89		-0.70	
V_{OLA} Output voltage Low threshold				-1.655			-1.63			-1.595	
V_{OHA} Output voltage High threshold	$V_{IHA} = \text{Min}, V_{ILA} = \text{Max}$	-1.08			-0.98			-0.91			
I_{IL} Input current Low	A, I, W = V_{IL} Min				0.5						μA
I_{IH} Input current High	A = V_{IH} Max I, W = V_{IH} Max Y = V_{IH} Max						220 200 50				
I_{EE} Supply current	V_{IH} Max						140				mA

AC ELECTRICAL CHARACTERISTICS² $-30^\circ C \leq T_A \leq +85^\circ C, V_{CC1} = V_{CC2} = +2V, V_{EE} = -3.2V, R_L = 50\Omega$ to ground




PARAMETER	FROM	TO	TEST CONDITIONS	LIMITS			UNIT
				Min ³	Typ	Max	
T_{A1} Associate time	I±	Y±				12	ns
T_{A2} Associate time	A+	Y+				12	ns
T_{D1} Disable time	A-	Y-				12	ns
T_{D2} Disable time	A+	D-				7	ns
T_{D3} Disable time	Y+	D-				13	ns
T_{H1} Setup and hold time	\bar{W} +	A+				1	ns
T_{S2} Setup time	A-	Y-				15	ns
T_{H2} Hold time	\bar{W} +	Y±				3	ns
T_{S3} Setup time	Y+	\bar{W} -				3	ns
T_{H3} Hold time	\bar{W} +	I±				3	ns
T_{S4} Setup time	I±	\bar{W} +				5	ns
T_W Write pulse width						10	ns
T_{A3} Access time Write	\bar{W} -	D±	$T_{S4} \geq T_W$			17	ns
T_{A4} Access time Write	I+,-	D+,-				13	ns
T_{A5} Access time Read	Y-	D+				10	ns
T_{A6} Access time Read	A-	D+					ns

NOTES


1. Each ECL 10K series device has been designed to meet the dc and ac specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

2. Refer to dc characteristics.
3. Minimum allowed.

VOLTAGE WAVEFORMS



MEASUREMENT CIRCUIT



DESCRIPTION

This family of Read/Write Random Access Memories is ideal for use in scratch pad and high-speed buffer memory applications.

These products are fully decoded memory arrays with separate input and output lines. They feature pnp inputs and 1 chip enable line for ease of memory expansion.

During Write, the outputs of each product assume the logic state defined in the truth table.

The family is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N74S189N, N82S25N, and for the military temperature range (-55°C to +125°C) specify S54S189 F or W, S82S25 F or W.


FEATURES

- **Output access time:**
 N82S25: 50ns max
 N3101A: 35ns max
 N74S189: 35ns max
 S54S189: 50ns max
- **Power dissipation:** 6.25mW/bit, typ
- **Input loading:**
 N grade: -100µA max
 S grade: -150µA max
- **On-chip address decoding**
- **Output options:**
 82S25: Open collector
 3101A: Open collector
 54/74S189: Tri-state
- **Schottky processed**
- **TTL compatible**

APPLICATIONS

- **Scratch pad memory**
- **Buffer memory**
- **Push down stacks**
- **Control store**


PIN CONFIGURATION



TRUTH TABLE

	\overline{CE}	\overline{WE}	D _{IN}	82S25	3101A	54/74S189
				DATA OUT		
Read	0	1	X	Stored data	Stored data	Stored data
Write "0"	0	0	0	1	1	Hi-Z
Write "1"	0	0	1	1	1	Hi-Z
Disable	1	X	X	1	1	Hi-Z

BLOCK DIAGRAM



AC ELECTRICAL CHARACTERISTICS


$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30pF$, See ac test load
 N grade: $0^\circ C \leq T_A \leq +75^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$
 S grade: $-55^\circ C \leq T_A \leq +125^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$

PARAMETER	TO	FROM	N82S25			S82S25			N3101A, N74S189			S54S189			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
T_{AA} Access time					50			60			35			50	ns
T_{CE} Chip enable					35			35			17			25	
T_{CD} Disable time	Output	Chip enable			35			35			17			40	ns
T_{WD} Response time	Output	Write enable			25			30			25			50	ns
T_{WR} Write recovery time					50			60			35			40	ns
Setup and hold time															
T_{WSA} Setup time	Write enable	Address	5			10			0			0			ns
T_{WHA} Hold time			5			10			0			10			
T_{WSD} Setup time	Write enable	Data in	30			30			25			30			
T_{WHD} Hold time			5			10			0			10			
T_{WSC} Setup time	Write enable	\overline{CE}	0			0			0			0			
T_{WHC} Hold time			5			5			0			0			
Pulse width															
T_{WP} Write enable ⁵			30			30			25			30			ns


NOTES

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. Output sink current is supplied through a resistor to V_{CC} .
3. All sense outputs in low state.
4. To guarantee a Write into the slowest bit.
5. Positive current is defined as into the terminal referenced.
6. Positive logic definition: high = +5.0V, low = GND.
7. Test each input one at a time.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM





ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _{OH} Output voltage High	+5.5	Vdc
T _A Temperature range Operating		°C
N grade	0 to +75	
S grade	-55 to +125	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N grade: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S grade: 55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER ⁷	TEST CONDITIONS ⁶	N GRADE			S GRADE			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} Input voltage Low ¹	V _{CC} = Min			.85			.80	V
V _{IH} High ¹	V _{CC} = Max	2.0			2.0			
V _{IC} Clamp ^{1,7}	I _{IN} = -12mA, V _{CC} = Min			-1.5			-1.5	
V _{OL} Output voltage Low ^{2,3,1}	CE = Low			0.45			0.5	V
V _{OH} High (54/74S189) ¹	I _{OUT} = 16mA, V _{CC} = Min I _{OUT} = 2mA	2.4			2.4			
I _{IL} Input current Low	V _{IN} = 0.45V			-100			-150	μA
I _{IH} High	V _{IN} = 5.5V			10			25	
I _{OLK} Output current Leakage	CE = high, V _{OUT} = 5.5V, V _{CC} = Min			100			100	μA
I _{OS} Short circuit (54/74S189)	CE = Low V _{OUT} = 0V			-100	-30		-100	
I _{O(OFF)} Hi-Z (54/74S189)	2.4 ≥ V _{OUT} ≥ 0.4V			±50			±50	
I _{CC} Supply current ³								mA
82S25				105			120	
3101A				105			120	
54/74S189				110			110	
C _{IN} Capacitance Input	V _{CC} = 5.0V V _{IN} = 2.0V		5			5		pF
C _{OUT} Output	V _{OUT} = 2.0V, CE = high		8			8		

TIMING DIAGRAMS



DESCRIPTION

The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5-input decoder when the chip enable input, CE is at logic high. \overline{WS}_0 and \overline{WS}_1 are the write select inputs for the bit 0 and bit 1 of the word selected. \overline{WE} is the write control input. When \overline{WS}_N and \overline{WE} are both at logic low data on the DI_0 and DI_1 data lines are written into the addressed word. The read function is enabled when either \overline{WS}_N or \overline{WE} is at logic high.

An internal latch provides the Write-While-Read capability. When the latch control line (strobe) is logic high and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When strobe goes from a logic high to logic low, the outputs are latched and will remain latched regardless of the state of any other address or control line. When strobe goes from low to high, the outputs unlatch and will assume the contents of the present address word.


FEATURES

- Address access time: 50ns max
- Write cycle time:
 - Transparent mode: 45ns max
 - Latched mode: 60ns max
- Power dissipation: 7.5mW/bit typ
- 32mA output sink capability
- On-chip output latches
- Bit masking control lines
- Write-While-Read function
- Non-inverting open collector outputs
- TTL compatible

APPLICATIONS

- Scratch pad memory
- Buffer memory
- Accumulator register
- Control store

PIN CONFIGURATION



TRUTH TABLE

CE	\overline{WE}	\overline{WS}_0	\overline{WS}_1	STROBE	MODE	OUTPUTS
X	X	X	X	0	Output hold	$DO_N = (A_M)$ at last CE = high
0	X	X	X	0	Disabled	$DO_N =$ high
1	1	X	X	1 or ↓	Read (transparent/latched)	$DO_N = (A_M)$
1	0	1	1	1 or ↓	Read (transparent/latched)	
1	0	0	0	0	Write data	$DO_N = (A_M)$ at last strobe = ↓
1	0	0	0	1	Write data	$DO_N = DI_N$
1	0	0	1	X	Write data into bit 0 only	If strobe = low: $DO_N = (A_M)$ at last strobe = ↓
1	0	1	0	X	Write data into bit 1 only	If strobe = high: $DO_N = DI_N$ or (A_M) as per \overline{WS}_N


() = Contents of
↓ = High to low transition

ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V_{CC} Supply voltage	+7	Vdc
V_{IN} Input voltage	+5.5	Vdc
V_{OH} Output voltage	+5.5	Vdc
I_{IN} Input current	±30	mA
I_{OUT} Output current	+100	mA
Temperature range		°C
T_A Operating	0 to +75	
T_{STG} Storage	-65 to +150	

BIPOLAR MEMORY

LOGIC DIAGRAM



DC ELECTRICAL CHARACTERISTICS $0^\circ C \leq T_A \leq 75^\circ C, 4.75V \leq V_{CC} \leq 5.25V$

PARAMETER ¹	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} Input voltage Low ¹	$V_{CC} = 4.75V$ $V_{CC} = 5.25V$ $V_{CC} = 4.75V, I_{IN} = -18mA$	2		0.85	V
V_{IH} Input voltage High ¹					
V_{IC} Input voltage Clamp ^{1,2}				-1.2	
V_{OL} Output voltage Low ^{1,3}	$V_{CC} = 4.75V, I_{OL} = 32mA$			0.45	V
I_{IL} Input current Low	$V_{IN} = 0.45V$			-1.6	mA
I_{IH} Input current High	$V_{IN} = 5.5V$			25	μA
I_{OLK} Output current Leakage ⁴	$V_{CC} = 5.25V$ $V_{OUT} = 5.25V$			40	μA
I_{CC} V_{CC} supply current ⁵	$V_{CC} = 5.25V$			130	mA
C_{IN} Capacitance Input	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$		5		pF
C_{OUT} Capacitance Output	$V_{OUT} = 2.0V$		8		

AC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V, R₁ = 150Ω, R₂ = 600Ω, C_L = 30pF

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Access time T _{AA} Address T _{CE} Chip enable	Output Output	Address Chip enable	Latched or transparent read			50 50	ns
Disable time T _{CD} Chip enable	Output	Chip enable	Latched or transparent read			50	ns
Setup and hold time T _{WSA} Setup time T _{WHA} Hold time	Write	Address	Latched or transparent write	15 5			ns
T _{WSD} Setup time T _{WHD} Hold time	Write	Data in	Latched or transparent write	25 5			
T _{WSC} Setup time T _{WHC} Hold time	Write	CE	Latched or transparent write	15 5			
T _{CES} Setup time T _{CEH} Hold time	Strobe	Chip enable	Latched read	50 5			
T _{ADH} Hold time	Output	Address	Latched read	5			
Pulse width T _{SW} Strobe T _{WP} Write inputs			Latched read Latched or transparent write	30 25			
Latch time T _{SLR} Read strobe T _{SLW} Write strobe T _{LRW} WWR strobe	Strobe Strobe Write	Address Write Strobe	Latched read Latched write Write while read	50 40 10			ns
Delatch time T _{DL} Strobe	Output	Strobe	Latched read			25	ns
T _{WD} Valid time	Output	Write	Latched or transparent write			40	ns

NOTES

1. All voltage values are with respect to network ground terminal.
2. Test each input one at a time.
3. Measured with a logic low stored. Output sink current is supplied


through a resistor to V_{CC}.

4. Measured with V_{IL} applied to CE, and V_{IH} to strobe.
5. I_{CC} is measured with all inputs at 4.5V, and the outputs open.


MEMORY TIMING DEFINITIONS

T _{CE}	Delay between beginning of Chip Enable high (with Address valid) and when Data Output becomes valid.	T _{WHD}	Required delay between end of Write Enable pulse and end of valid Input Data.	T _{DL}	Delay between leading edge of Strobe and when output data latches are released.
T _{CD}	Delay between when Chip Enable becomes low and Data Output is in high state.	T _{WP}	Width of Write Enable pulse.	T _{LRW}	Minimum delay required between trailing edge of Strobe and leading edges of Write Enable or Write Select for latching old output data (being read) while new data is being written (at the same address).
T _{AA}	Delay between beginning of valid Address (with Chip Enable high) and when Data Output becomes valid.	T _{WD}	Delay between beginning of Write Enable pulse and when Data Output reflects the contents of the Data Input.	T _{SLW}	Minimum delay between leading edge of Write Enable or Write Select and trailing edge of Strobe for latching data being written in output data latches.
T _{WSC}	Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.	T _{CES}	Minimum delay between leading edge of Chip Enable and trailing edge of Strobe, for latching valid output data.		
T _{WHC}	Required delay between end of Write Enable pulse and end of Chip Enable.	T _{CEH}	Required delay between trailing edge of Strobe and end of Chip Enable, for latching valid output data.		
T _{WSA}	Required delay between beginning of valid Address and beginning of Write Enable pulse.	T _{SLR}	Minimum delay between Address valid time and trailing edge of Strobe, for latching valid output data.		
T _{WHA}	Required delay between end of Write Enable pulse and end of valid Address.	T _{SW}	Minimum width of Strobe pulse required to update contents of output data latches.		
T _{WSD}	Required delay between begin-	T _{ADH}	Required delay between trailing edge of Strobe and end of valid		


TEST LOAD CIRCUIT





VOLTAGE WAVEFORM



TIMING DIAGRAMS





TIMING DIAGRAMS (Cont'd)




BIPOLAR MEMORY

TIMING DIAGRAMS (Cont'd)



TYPICAL APPLICATION

BASIC 8-BIT FULLY BUFFERED ACCUMULATOR



By use of the control lines S_0 and S_1 data is loaded into the "A" register through inputs D_x or from the outputs of the 74181's (E_x) to the 82S21's and stored in the 82S21's organized as a 32X8 RAM register. Data is loaded directly into the "B" register. With this arrangement, the function $A+B - A$ (A plus B into A) can be performed in 70ns, typically, starting from data stored in the 82S21's.

BIPOLAR MEMORY

DESCRIPTION

The 54/74S301 is a read/write memory array which features an open collector output for optimization of word expansion in bused organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and pnp input transistors, which reduces input loading to 25μA for a high level and -250μA (S54S301) or -250μA (N74S301) for a low level.


The additional feature of output blanking during Write (\overline{D}_O terminal "H") permits \overline{D}_O and D_{IN} terminals to share a common I/O line to reduce system interconnections. These devices have fast read access and write cycle times, and thus are ideally suited in high speed memory applications such as cache, buffers, scratch pads, writable control stores, etc.

The 54/74S301 is available in both the commercial and military temperature ranges. The commercial temperature range (0°C to +75°C) is specified as N74S301, F or N, and the military temperature range (-55°C to +125°C) is specified as S54S301, F only.

FEATURES

- **Address access time:**
N74S301: 50ns max
S54S301: 70ns max
- **Write cycle time:**
N74S301: 50ns max
S54S301: 60ns max
- **Power dissipation : 1.5mW/bit typ**
- **Input loading:**
N74S301: -100μA max
S54S301: -250μA max
- **Output blanking during Write**
- **On-chip address decoding**
- **Output option:**
54/74S301: Open collector
- **Schottky clamped**
- **TTL compatible**

PIN CONFIGURATION



APPLICATIONS


- **Buffer memory**
- **Writable control store**
- **Memory mapping**
- **Push down stack**
- **Scratch pad**

TRUTH TABLE

MODE	\overline{CE}^*	\overline{WE}	D_{IN}	\overline{D}_{OUT}
				54/74S301
Read	0	1	X	Stored Data
Write "0"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	X	X	1

**0" = All \overline{CE} inputs low; "1" = One or more \overline{CE} inputs high.
X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _{OUT}	Output voltage		Vdc
	High (54/74S301)	+5.5	
	Temperature range		°C
T _A	Operating		
	N74S301	0 to +70	
	S54S301	-55 to +125	
T _{STG}	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N74S301: 0°C ≤ T_A ≤ +70°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S54S301: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N74S301			S54S301			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low ¹ High ¹ Clamp ^{1,2}			0.85			0.8	V
		2.0		-1.2	2.0		-1.2	
V _{OL}	Output voltage Low ^{1,3}			0.45			0.50	V
I _I I _{IL} I _{IH}	Input current ² At V _{IN} Max Low High			1 -100 25			1 -250 25	mA μA μA
I _{OLK}	Output current Leakage ⁴			40			50	μA
I _{CC}	V _{CC} supply current ⁵			130			130 99	mA
C _{IN} C _{OUT}	Capacitance Input Output		5 8			5 8		pF




AC ELECTRICAL CHARACTERISTICS (Cont'd) $R_L = 270\Omega$, $C_L = 15\text{pF}$, See ac test load
 N74S301: $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S54S301: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER ⁶	TO	FROM	TEST CONDITIONS	N74S301			S54S301			UNIT
				Min	Typ	Max	Min	Typ	Max	
t _{PLH} t _{PHL}	Access time ^{B,D,E} Low to high High to low	Address							ns	
t _{PLH}	Low to high	Address	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$			50			70	
t _{ZL} t _{ZH}	Enable time Low ^{C,D,F,G} High ^{C,D,F,G}	Output	Chip enable						ns	
t _{PHL}	High to low ^{C,D,E}	Output	Chip enable	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$		35			45	
t _{LZ} t _{HZ}	Disable time Low ^{C,D,F,G} High ^{C,D,F,G}	Output	Chip enable	$C_L=5\text{pF}$					ns	
t _{PLH} t _{PHL}	Low to high ^{C,D,E} High to low ^{C,D,E}	Output	Chip enable Write enable	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$		20 30			30 40	
t _{LZ} t _{HZ}	Low ^{D,G} High ^{D,G}	Output	Write enable	$C_L=5\text{pF}$						
t _{ZL} t _{ZH}	Sense recovery time Low ^{D,F} High ^{D,F}								ns	
t _{SR}	Sense ^D					40			50	
t _w	Pulse width ^H Write enable			$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$	40		50		ns	
t _s t _h	Setup and hold time ^D Setup time Hold time	Write enable Address	Address Write enable						ns	
t _s t _h	Setup time Hold time	Write enable Address	Address Write enable	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$	0 10		0 10			
t _s t _h	Setup time Hold time	Write enable Data	Data Write enable							
t _s t _h	Setup time Hold time	Write enable Data	Data Write enable	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$	40 10		50 10			
t _s t _h	Setup time Hold time	Write enable Chip enable	Chip enable Write enable							
t _s t _h	Setup time Hold time	Write enable Chip enable	Chip enable Write enable	$R_{L1}=270\Omega$, $R_{L2}=1\text{k}\Omega$	0 0		0 0			

NOTES

- All voltage values are with respect to network ground terminal.
- Test each input one at a time.
- Measured with a logic high stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IH} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.
- I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- See timing diagram notes.


TIMING DIAGRAMS




NOTES

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady-state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \leq 2.5\text{ns}$, $t_f \leq 2.5\text{ns}$, $\text{PRR} \leq 1\text{MHz}$, and $Z_{\text{OUT}} \approx 50\Omega$.
- E. t_{PLH} propagation delay time, low-to-high level output. t_{PHL} propagation delay time, high-to-low level output.
- F. t_{ZH} propagation delay time, Hi-Z to high level output. t_{ZL} propagation delay time, Hi-Z to low level output.
- G. t_{HZ} propagation delay time, high level to Hi-Z output. t_{LZ} propagation delay time, low level to Hi-Z output.
- H. Minimum required to guarantee a Write into the slowest bit.

TEST LOAD CIRCUITS



C_L includes probe and jig capacitance.
All diodes are 1N3064.



C_L includes probe and jig capacitance.
All diodes are 1N3064.

BIPOLAR MEMORY

DESCRIPTION

The 82S16 is a read/write memory array which features tri-state output for optimization of word expansion in bused organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and pnp input transistors which reduce input loading to 25µA for a high level, and -100µA for a low level.

During Write operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of Write-Read cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a Write cycle.

The device has a fast read access and write cycle time, and thus is ideally suited in high-speed memory applications such as cache, buffers, scratch pads, writable control stores, etc.

The 82S16 is available in the commercial temperature range (0°C to +75°C) and are specified as N82S16, F or N. The 82S16 is also available in the military temperature range (-55°C to +125°C) and is specified as S82S16.


FEATURES

- **Address access time:**
N82S16: 50ns max
S82S16: 70ns max
- **Write cycle time:**
N82S16: 40ns max
S82S16: 55ns max
- **Power dissipation:** 1.5mW/bit typ
- **Input loading:**
N82S16: -100µA
S82S16: -250µA
- **Output follows complement of data input during Write (Non-blanked output)**
- **On-chip address decoding**
- **Schottky clamped**
- **TTL compatible**

APPLICATIONS

- **Buffer memory**
- **Writable control store**
- **Memory mapping**
- **Push down stack**
- **Scratch pad**

PIN CONFIGURATION




TRUTH TABLE

MODE	CE*	WE	D IN	D OUT
				82S16
Read	0	1	X	Stored data
Write "0"	0	0	0	1
Write "1"	0	0	1	0
Disabled	1	X	X	High-Z

**"0" = All CE inputs low; "1" = one or more CE inputs high.
X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _O	Output voltage	+5.5	Vdc
V _O	Off-state		
T _A	Temperature range		°C
	Operating	0 to +75	
	N82S16	-55 to +125	
	S82S16	-65 to +150	
T _{STG}	Storage		

DC ELECTRICAL CHARACTERISTICS N82S16: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S16: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S16			S82S16			UNIT	
		Min	Typ	Max	Min	Typ	Max		
V _{IH} V _{IL} V _{IC}	Input voltage ¹ High Low Clamp ²	V _{CC} = Max V _{CC} = Min V _{CC} = Min, I _{IN} = -12mA	2.0		0.85 -1.5	2.0		0.8 -1.5	V
V _{OH} V _{OL}	Output voltage ¹ High ³ Low ⁴	V _{CC} = Min I _{OH} = -3.2mA I _{OL} = 16mA	2.6		0.45	2.4		0.5	V
I _{IH} I _{IL}	Input current ² High Low	V _{CC} = Max V _{IN} = 5.5V V _{IN} = 0.45V			25 -100			25 -250	μA
I _{O(OFF)} I _{OS}	Output current Hi-Z state ⁵ Short-circuit ^{3,6}	$\overline{CE}_{1,2,3}$ = High, V _{OUT} = 5.5V $\overline{CE}_{1,2,3}$ = High, V _{OUT} = 0.45V $\overline{CE}_{1,2,3}$ = Low, V _{CC} = Max, V _O = OV			40 -40 -20			50 -50 -70	μA mA
I _{CC}	V _{CC} supply current ⁷	V _{CC} = Max			115			120	mA
C _{IN} C _{OUT}	Capacitance Input Output	$\overline{CE}_{1,2,3}$ = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS

$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$

N82S16: $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$


S82S16: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S16			S82S16			UNIT
			Min	Typ	Max	Min	Typ	Max	
T _{AA} T _{CE}	Access time Address Chip enable				50 40			70 40	ns
T _{CD} T _{WD}	Disable time Valid time	Output Output			40 40			40 55	ns ns
T _{WSA} T _{WHA}	Setup and hold time Setup time Hold time	Write enable	Address	20 5		20 20			ns
T _{WSD} T _{WHD}	Setup time Hold time	Write enable	Data in	40 5		50 10			
T _{WSC} T _{WHC}	Setup time Hold time	Write enable	$\overline{\text{CE}}$	10 5		10 10			
T _{WP}	Pulse width Write enable ⁸			30		40			ns


NOTES

- All voltage values are with respect to network ground terminal.
- Test each input one at the time.
- Measured with a logic low stored and V_{IL} applied to $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$.
- Measured with a logic high stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IH} applied to $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$.
- Duration of the short-circuit should not exceed 1 second.
- I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- Minimum required to guarantee a Write into the slowest bit.

TEST LOAD CIRCUIT




VOLTAGE WAVEFORM




TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE



MEMORY TIMING DEFINITIONS

- T_{CE} Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- T_{CD} Delay between when Chip Enable becomes high and Data Output is in off state.
- T_{AA} Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid.
- T_{WSC} Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
- T_{WHD} Required delay between end of Write Enable pulse and end of valid Input Data.
- T_{WP} Width of Write Enable pulse.
- T_{WSA} Required delay between beginning of valid Address and beginning of Write Enable pulse.
- T_{WSD} Required delay between beginning of valid Data Input and end of Write Enable pulse.
- T_{WD} Delay between beginning of Write Enable pulse and when Data Output reflects complement of Data Input.
- T_{WHC} Required delay between end of Write Enable pulse and end of Chip Enable.
- T_{WHA} Required delay between end of Write Enable pulse and end of valid Address.

BIPOLAR MEMORY

DESCRIPTION

The organization of this device allows byte storage of data, including parity. Where parity is not monitored, the ninth bit can be used as a tag or status indicator for each word stored. Ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09/19 features open collector outputs, chip enable input, and a very low current pnp input structure to enhance memory expansion.

During Write operation, the 82S19 output goes to a "1".

The 82S09/19 is available in the commercial and military temperature ranges. For the commercial temperature ranges (0°C to +75°C) specify N82S09/19, F or N and for the military temperature range (-55°C to +125°C) specify S82S09/19 I, R or F.


FEATURES

- Address access time:
 - N82S09: 45ns max
 - S82S09: 80ns max
 - N82S19: 35ns max
 - S82S19: 55ns max
- Write cycle time:
 - N82S09/19: 45ns max
 - S82S09: 75ns max
 - S82S19: 55ns max
- Power dissipation: 1.3mW/bit typ
- Input loading:
 - N82S09/19: -100µA max
 - S82S09/19: -150µA max
- On-chip address decoding
- Schottky clamped
- Fully TTL compatible
- 82S09 Output is Non-Blanked During Write
- 82S19 Output is Blanked During Write

APPLICATIONS

- Buffer memory
- Control register
- FIFO memory
- Push down stack
- Scratch pad

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	IN	ON	
				82S09	82S19
Read	0	1	X	Complement of data stored	
Write "0"	0	0	0	1	1
Write "1"	0	0	1	0	1
Disabled	1	X	X	1	1

X = Don't care

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
	Output voltage		Vdc
V _{OH}	High	+5.5	
T _A	Temperature range		°C
	Operating	0 to +75	
	N82S09/19	-55 to +125	
	S82S09/19	-65 to +150	
T _{STG}	Storage		

DC ELECTRICAL CHARACTERISTICS^{1,7}N82S09/19: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25VS82S09/19: -55°C ≤ T_A ≤ +125°C, 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER ¹	TEST CONDITIONS	N82S09/19			S82S09/19			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL}	Input voltage Low	2.0		.85	2.2		.80	V
V _{IH}	High							
V _{IC}	Clamp ²			-1.5			-1.5	
V _{OL}	Output voltage Low ³			0.5			0.5	V
I _{IL}	Input current Low			-100			-150	μA
I _{IH}	High			25			40	
I _{OLK}	Output current Leakage ⁴	V _{CC} = Max, V _{OUT} = 5.5V			40		60	μA
I _{CC}	V _{CC} supply current ⁵	V _{CC} = Max			190		200	mA
C _{IN}	Capacitance Input		5			5		pF
C _{OUT}	Output		8			8		

Refer to notes on next page.

AC ELECTRICAL CHARACTERISTICS⁷


$R_1 = 600\Omega, R_2 = 900\Omega, C_L = 30pF$, for 82S09
 $R_1 = 510\Omega, R_2 = 750\Omega, C_L = 30pF$, for 82S19
 N82S19: $0^\circ \leq T_A \leq +75^\circ C, 4.75V \leq V_{CC} \leq 5.25V$
 S82S19: $-55^\circ C \leq T_A \leq +125^\circ C, 4.75V \leq V_{CC} \leq 5.25V$

PARAMETER	TO	FROM	N82S09			S82S09			N82S19			S82S19			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
T_{AA} T_{CE}	Access time Address Chip enable				45			80			35			60	ns
T_{CD} T_{WD} T_{WR}	Disable time Valid time Write recovery time	Output Output Output			30			50			25			35	ns
					50			80			25			50	ns
T_{WSA} T_{WHA}	Setup and hold time Setup time Hold time	Write enable	Address	5		10			5				10		ns
				5		20			5				10		ns
T_{WSD} T_{WHD}	Setup time Hold time	Write enable	Data in	35		50			30				45		ns
				5		5			5				5		ns
T_{WSC} T_{WHC}	Setup time Hold time	Write enable	\overline{CE}	5		10			5				10		ns
				5		10			5				10		ns
T_{WP}	Pulse width Write enable ⁶			35		50			35				50		ns


NOTES

- All voltage values are with respect to network ground terminal.
- Test each input one at a time.
- Measured with the logic low stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IH} applied to \overline{CE} .
- t_{CC} is measured with the write enable and chip enable input grounded, all other inputs at 4.5V, and the outputs open.
- Minimum required to guarantee a Write into the slowest bit.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.




TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

- TCE** Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- TCD** Delay between when Chip Enable becomes high and Data Output is in off state.
- TAA** Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid.
- TWSC** Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
- TWHD** Required delay between end of Write Enable pulse and end of valid Input Data.
- TWP** Width of Write Enable pulse.
- TWSA** Required delay between beginning of valid Address and beginning of Write Enable pulse.
- TWSD** Required delay between beginning of valid Data Input and end of Write Enable pulse.
- TWD** Delay between beginning of Write Enable pulse and when Data Output goes high (blanks).
- TWHC** Required delay between end of Write Enable pulse and end of Chip Enable.
- TWHA** Required delay between end of Write Enable pulse and end of valid Address.
- TWR** Delay between end of Write Enable pulse and when Data Output becomes valid. (Assuming address still valid.)
- TWA** Delay between beginning of Write Enable pulse and when data output reflects complement of data input.

DESCRIPTION

The 100422 device is a 256 word by 4 bit fully encoded ELC Read/Write random access memory designed for high speed scratch pad, control, and buffer storage applications. The 100422 contains voltage and temperature compensation circuits making it 100K family compatible. The 100422 with 15ns access time is available in a slim line 24 pin dual-in-line package. This circuit may be reconfigured as 512X2 or 1024X1 organization by utilizing the block select feature. Each block has its own, low active, Block Select to enable the output. Write enable, low active enables the write function in selected blocks. The memory has eight Address inputs, four Data inputs, four Block Select inputs, one Write Enable input and four Data Outputs. The outputs require external resistance terminations as they are not terminated internally through resistance to the V_{EE} supply voltage. The input pull-down resistor to V_{EE} is 50,000 ohms typical for the Block Selects.


FEATURES

- 256 words X 4 bits organization
- Fully compatible with 100K series ECL families
- Address access time: 15ns (max)
- Low power dissipation of 0.8 mW/bit
- Operating temperature: 0°C to +75°C (ambient)
- Block select allows variable organization

APPLICATIONS

- High speed scratchpad
- Control and buffer storage

PIN CONFIGURATION




TRUTH TABLE (Positive Logic)

INPUT BS _N	INPUT WE	INPUT DI _N	OUTPUT DO _N	MODE
H	X	X	L	Disable
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	DO	Read

NOTES
 H = High voltage level
 L = Low voltage level
 X = Don't care
 N = Block 1-4

BLOCK DIAGRAM



OBJECTIVE SPECIFICATION

100422-F,N

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V _{EE}	Supply voltage	-8	V _{dc}
V _{IN}	Input voltage	0 to V _{EE}	V _{dc}
I _O	Output source current	40	mAdc
	temperature range		°C
T _A	Operating	0°C to +75	
T _J	Operating junction	125	
T _{STG}	Storage	-55 to +125	

DC ELECTRICAL CHARACTERISTICS V_{CC} = 0V, V_{EE} = -4.5V, R_L = 50Ω to -2V, T_{AA} = 0°C to +75°C

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{IL}	Input voltage Low	-1.810			
V _{IH}	High			-0.880	
V _{I(A)}	Threshold			-1.475	
V _{I(HA)}	Threshold	-1.165			
V _{OL}	Output voltage Low	V _{IL} = min -1.810		-1.620	
V _{OH}	High	V _{IH} = max -1.025		-0.880	
V _{OLA}	Threshold	V _{IL} = max -1.035		-1.610	
V _{O(HA)}	Threshold	V _{IH} = min			
I _{IL}	Low	V _{IL} = min		-6	mA
I _{I(B)}	BS			10	
I _{I(H)}	High	V _{IH} = max		220	
I _{EE}	Supply current			220	
C _{IN}	Capacitance Input			8	pF
C _{OUT}	Output			8	



AC ELECTRICAL CHARACTERISTICS V_{CC} = 0V, V_{EE} = 4.5, R_I = 50Ω to -2V, T_A = 0°C to +75°C

PARAMETER		LIMITS			UNIT
		Min	Typ	Max	
T _{CE}	Block select access time			4.5	ns
T _{CD}	Block select recovery time			4.5	ns
T _{AA}	Address access time			15.0	ns
T _{WP}	Write pulse width	8.0			ns
T _{WSA}	Address set up time ¹	3.0			ns
T _{WSC}	Block select set up time ¹	3.0			ns
T _{WSD}	Data set up time ¹	11.0			ns
T _{WHA}	Address hold time ¹	4.0			ns
T _{WHC}	Block select hold time ¹	4.0			ns
T _{WHD}	Data hold time ¹	4.0			ns
T _{WD}	Write disable time ¹			5.0	ns
T _{WR}	Write recovery time ¹			9.0	ns
t _r	Output rise time ²				ns
t _f	Output fall time ²				ns

NOTES

1. T_{WP} = 8.0ns
2. Measured between 10% and 90% points

TIMING DIAGRAMS



DESCRIPTION

The 10415 device is a 1024 word by 1 bit, fully decoded ECL Read Write Random Access Memory, designed for high speed scratch pad, control and buffer storage applications. The device also includes full address decoding on chip separate data in and non-inverting data out lines, an active low chip select and a 20ns maximum address access time (15ns max for 10415A).


FEATURES

- **Organization:** 1024 words of 1 bit.
- **Fully compatible** with 10K ECL families.
- **Operating temperature:** 0°C to 75°C.
- **Address access time:**
 10415: 20ns max
 10415A: 15ns max
- **Low power dissipation:** 7 mW/bit typical.
- **Blanked outputs.**

APPLICATIONS

- Buffer memory
- Scratch pad memory
- Writeable microcode store

PIN CONFIGURATION




TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	DI		
H	X	X	L	Disable
L	H	X	D ₀	Read mode
L	L	H	L	Write mode
L	L	L	L	Write 1
L	L	L	L	Write 0

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
VEE	Supply voltage	-7	Vdc
V _O	Output voltage	+ .5 to V _{EE}	Vdc
I _O	Output current	30	mA
T _A	Operating	0 to +75	°C
T _{STG}	Storage	-55 to +150	°C

BLOCK DIAGRAM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

10415-F

DC ELECTRICAL CHARACTERISTICS $V_{EE} = -5.2V$, Output load 50Ω to $-2V$

PARAMETER	TEST CONDITION	0°C		+25°C		+75°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V_{IH} V_{IL} V_{IHA} V_{ILA}	Input voltage High Low Threshold Threshold		-.840	-1.850 -1.105	-.810	-1.830 -1.045	-.720	V
V_{OH} V_{OL} V_{OHA} V_{OLA}	Output voltage High Low Threshold High Threshold Low	V_{IH} MAX V_{IL} MIN V_{IHA} V_{ILA}	-1.0 -1.665 -1.645	-.960 -1.850 -.980	-.810 -1.650 -1.630	-.900 -1.830 -.900	-.720 -1.625 -1.605	V
I_{IH} I_{IL} I_{IL}	Input current High Low Low	V_{IH} MAX V_{IL} MIN CE	220	-6 10	220		220	μA
I_{EE}	Supply Current	V_{IL} MIN			190			mA
C_{IN} C_{OUT}	Capacitance				5 5			pF


AC ELECTRICAL CHARACTERISTICS $V_{EE} = -5.2V \pm 5\%$

PARAMETER	TO	FROM	LIMITS			UNIT	
			Min	Typ ³	Max		
T_{AA} T_{CE} T_{CD}	Access time Address ² (10415) (10415A) Chip enable Disable time	Output Output Output	Address Address Chip enable			20 15 5 5	ns
T_{WR} T_{WD}	Write recovery Write disable	Output	Write enable			10 6	ns
T_{WSA} T_{WHA}	Set up and hold time	Write enable	Address	2 2			ns
T_{WSD} T_{WHD}		Write enable	Data in	12 2			ns
T_{WSC} T_{WHC}		Write enable	\overline{CE}	2 2			ns
T_{WP}	Pulse width ¹			10			ns
t_r t_f	Output rise time Output fall time			.5 .5			ns

NOTES


- To guarantee a write into the slowest bit.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

SWITCHING TIMES TEST CIRCUIT




INPUT PULSE
 $t_r = t_f = 2.0 \pm 0.2ns$ (20 to 80%)
 $V_{IH} = +1.1V; V_{IL} = +0.3V$


READ MODE PROPAGATION DELAY FROM CHIP SELECT



READ MODE PROPAGATION DELAY FROM ADDRESS



WRITE MODE



OBJECTIVE SPECIFICATION

100415-F

DESCRIPTION

The 100415 device is a 1024 word by 1 bit fully decoded ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. The 100415 contains voltage and temperature compensation circuits making it 100K family compatible. The device also includes full address decoding on chip, separate Data in and non-inverting Data out lines, an active low chip select input and a 20ns maximum address access time (15ns max for 100415A).


FEATURES

- 1024 words X 1 bit organization.
- Fully compatible with 100K series ECL families.
- Address access time:
100415: 20ns max
100415A: 15ns max
- Low power dissipation of 0.7mW/bit.
- Operating temperature: 0°C to 75°C (ambient).
- Blanked outputs.
- \overline{CE} with 50K pulldown resistor.

APPLICATIONS

- Buffer memory.
- Scratch pad memory.
- Writeable microcode store.


PIN CONFIGURATIONS



TRUTH TABLE

CE	WE	DIN	OUTPUT	MODE
H	X	X	L	Disable
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	DOUT	Read

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
V _{EE}	Supply voltage	-7	Vdc
V _{IH}	Input voltage	+ .5V to V _{EE}	Vdc
V _{OH}	Output voltage	+ .5V to V _{EE}	Vdc
I _O	Output source current	-30 to +0.1	mA
T _A	Operating	0 to +85	°C
T _J	Operating junction	125	°C
T _{STG}	Storage	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS V_{EE} = -4.5V, V_{CC} = GND, 0 ≤ T_A ≤ 75°C Loading is 50Ω to -2.0V

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{IL}	Input voltage Low	-1.810			V
V _{IH}	High			-.880	
V _{I(A)}	Threshold			-1.475	
V _{I(HA)}	Threshold	-1.165			
V _{OL}	Output voltage Low	V _{IL} = min -1.810		-1.620	V
V _{OH}	High	V _{IH} = max -1.025		-.880	
V _{OLA}	Threshold	V _{IL} = max -1.035		-1.610	
V _{O(HA)}	Threshold	V _{IH} = min			
I _{IL}	Low CE			6	mA
I _{IL}	CE			10	
I _{IH}	High			220	
I _{EE}				180	mA

NOTES

- To guarantee a write into the slowest bit.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- Max at 25°C ambient.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2 minute warm-up.


AC ELECTRICAL CHARACTERISTICS⁵ V_{EE} = -4.5 ± 5%, 0°C ≤ T_A ≤ 75°C, V_{CC} = GND, Output load = 50Ω and 30pF to -2.0V.

PARAMETER	TO	FROM	LIMIT		UNIT
			Min	Max	
T _{AA}	Access time Address ^{2,3} 100415 100415A	Output Output	Address Address		ns
T _{CE}	Chip enable	Output	Enable	20	
T _{CD}	Chip disable	Output	Disable	15	
T _{WP}	Pulse width Write enable ¹			5	
T _{WSD}	Set up and hold times			5	
T _{WHD}	Set up time	Write enable	Data in	10	ns
T _{WSD}	Hold time			12	
T _{WSA}	Set up time			2	
T _{WHA}	Hold time	Write enable	Address	2	ns
T _{WSC}	Set up time			2	
T _{WHL}	Hold time	Write enable	Chip select	2	
T _{WD}	Write disable			6	ns
T _{WR}	Write recovery time	Output	Write enable	10	
t _r	Output rise time			.5	ns
t _f	Output fall time			.5	
C _{IN}	Capacitance Input			5	pF
C _{OUT}	Output			5	

OBJECTIVE SPECIFICATION


100415-F

LOADING CONDITIONS.



NOTE
 $C_L = 30\text{pF}$ including jig and stray capacitance
 $R_T = 50\Omega$ termination of scope

INPUT LEVELS



All timing measurements referenced to 50% of input levels

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Figure 1a

READ MODE PROPAGATION DELAY FROM ADDRESS





Figure 1b

WRITE MODE



NOTE
 Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

Figure 2

DESCRIPTION


The 82S210 data inputs and outputs are common (common I/O) with separate output disable (OD) line that allows ease of read/write operations using a common bus.

\overline{WE} causes the present address state to be held in the address latches, independent of any other control signals. A positive pulse on both \overline{L} lines will cause a new address state to be strobed into the latches.

FEATURES

- Access time:
Address: 60ns max
Strobe: 70ns max
- On-chip address latches
- Tri-state outputs
- Schottky clamped TTL
- 9th Bit for Parity or Tag

PIN CONFIGURATION




TRUTH TABLE


MODE	\overline{WE}	\overline{CE}	OD	\overline{L}_1	\overline{L}_2	DN IN/OUT
Disable output	X	X	1	X	X	High Z
Disable R/W	X	1	X	X	X	High Z
Write	0	0	1	X	X	Data in
Read	1	0	0	X	X	Data out
Transparent address	X	X	X	1	1	—
Hold address	X	X	X	0	X	—
Hold address	X	X	X	X	0	—

X = Don't care

BLOCK DIAGRAM



TYPICAL I/O STRUCTURE



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
VCC	Supply voltage	+7 Vdc
VIN	Input voltage	+5.5 Vdc
VO	Off-state output voltage	+5.5 Vdc
TA	Operating	0 to +75 °C
TSTG	Storage	-65 to +150 °C

DC ELECTRICAL CHARACTERISTICS¹ $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} V_{IH} V_{IC}	Input voltage ² Low High Clamp ³				V
	$I_{IN} = -12\text{mA}$	2.0		.85 -1.2	
V_{OL} V_{OH}	Output voltage ² Low High				V
	$\overline{CE}, OD = \text{Low}, \overline{WE} = \text{High}$ $I_{OUT} = 9.6\text{mA}$ $I_{OUT} = -2\text{mA}$	2.4		0.5	
I_{IL} I_{IH}	Input current Low High				μA
	$V_{IN} = 0.45\text{V}$ $V_{IN} = +5.5\text{V}$			-100 25	
$I_{O(OFF)}$ I_{OS}	Output current Hi-Z state Short circuit ^{3,4}				μA mA
	$\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE} = OD = \text{Low},$ $\overline{WE} = \text{High}, V_{OUT} = 0\text{V}, \text{Stored High}$	-20		40 -100 -70	
I_{CC}	Supply current			185	mA
C_{IN} C_{OUT}	Capacitance Input Output				pF
	$\overline{CE} = \text{High or } OD = \text{High}$ $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8		

AC ELECTRICAL CHARACTERISTICS¹ $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
T_{AA}	Address access time	D_N	A_N		60	ns
T_{OE} T_{CE}	Output enable time Output enable time	D_N D_N	OD \overline{CE}	5	35 35	ns
T_{OD} T_{CD}	Output disable time Output disable time	D_N D_N	OD \overline{CE}		35 35	ns
T_{WP}	Write pulse width		\overline{WE}	40		ns
T_{SA} T_{HA}	Address setup time Address hold time	\overline{WE} A_N	A_N \overline{WE}	10 10		ns
T_{SD} T_{HD}	Data setup time Data hold time	\overline{WE} D_N	D_N \overline{WE}	35 10		ns
T_{SC} T_{HC}	Chip enable setup time Chip enable hold time	\overline{WE} \overline{CE}	\overline{CE} \overline{WE}	5 5		ns
T_{SO} T_{HO}	OD setup time OD hold time (To guarantee High Z state during entire write cycle)	\overline{CE} OD	OD \overline{CE}	5 5		ns


NOTES

- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warmup.
- All voltages are with respect to network ground terminal.
- Measured on one pin at a time.
- Duration of test should not exceed one second.

AC CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ (Continued)


PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
TSP		\bar{L}	20			ns
TSL	\bar{L}	A_N	5			ns
THL	A_N	\bar{L}	10			ns
TSLW	\bar{WE}	\bar{L}	15			ns
THLW	\bar{L}	\bar{WE}	10			ns
TAL	D_N	\bar{L}			70	ns

TIMING DIAGRAMS (LATCHED MODE)



BIPOLAR MEMORY

TIMING DIAGRAMS (TRANSPARENT MODE $\overline{L1} = \overline{L2} = 1$)



DESCRIPTION

The organization of this device allows byte wide storage of data, including parity. Where parity is not required, the ninth bit can be used as a tag for each word stored. With a typical access time of 30ns, it is ideal for scratch-pad, pushdown stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S212 data inputs and outputs are common (common I/O) with separate output disable (OD) line that allows ease of read/write operations using a common bus.


FEATURES

- Address access time: 45ns max
- Power dissipation: 0.3 mW/bit
- Tri-state outputs
- Schottky clamped TTL

APPLICATIONS

- Cache memory
- Buffer storage
- Writable control store

PIN CONFIGURATION




TRUTH TABLE


MODE	WE	CE	OD	D _N IN/OUT
Disable output	X	X	1	High Z
Disable R/W	X	1	X	High Z
Write	0	0	1	Data in
Read	1	0	0	Data out

X = Don't care

BLOCK DIAGRAM



TYPICAL I/O STRUCTURE



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _O	Off-state output voltage	+5.5	Vdc
T _A	Operating	0 to +75	°C
T _{STG}	Storage	-65 to +150	

BIPOLAR MEMORY

DC ELECTRICAL CHARACTERISTICS¹ $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS ²			UNIT
		Min	Typ ³	Max	
V_{IL} V_{IH} V_{IC}	Input voltage ² Low High Clamp ⁴ $I_{IN} = -12\text{mA}$	2.0	-0.8	.85 -1.2	V
V_{OL} V_{OH}	Output voltage ² Low High $I_{OUT} = 9.6\text{mA}$ $I_{OUT} = -2\text{mA}$	2.4	3.3	0.5	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 25	μA
$I_{O(OFF)}$ I_{OS}	Output current Hi-Z state Short circuit ^{4, 5} $\overline{CE} = \text{High or OD} = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE} = \text{High or OD} = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE} = \text{OD} = \text{Low}, V_{OUT} = 0\text{V}$	-20		40 -100 -70	μA mA
I_{CC}	Supply current		135	185	mA
C_{IN} C_{OUT}	Capacitance Input Output $V_{OUT} = 2.0\text{V}, \overline{CE} = \text{High or OD} = \text{High}$ $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$		5 8		pF




AC ELECTRICAL CHARACTERISTICS¹ $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ ³	Max	
T_{AA}	Access time Address	Output	Address		45	ns
T_{OE} T_{CE}	Enable time Output Output	Output Output	OD Chip enable	5	25 25	ns
T_{OD} T_{CD}	Disable time Output Output	Output Output	OD Chip enable		25 25	ns
T_{WP}	Pulse width Write			25		ns
T_{WSC} T_{WHD}	Setup time Hold time	Write Chip enable	Chip enable Write	5 5		
T_{WSD} T_{WHD}	Setup time Hold time	Write Data	Data Write	25 5		
T_{WSA} T_{WHA}	Setup time Hold time	Write Address	Address Write	5 5		
T_{SO} T_{HO}	Setup time (from disabled state) Hold time	Chip enable OD	OD Chip enable	5 5		

NOTES

- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warmup.
- All voltages are with respect to network ground terminal.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.
- Measured on one pin at a time.
- Duration of I_{OS} test should not exceed one second.

TIMING DIAGRAMS



DESCRIPTION

The 8X350 bipolar RAM is designed principally as a working storage element in an 8X300 based system. Internal circuitry is provided for direct use in 8X300 applications. When used with the 8X300, the RAM address and data buses are tied together and connected to the IV bus of the system.

The data inputs and outputs share a common I/O bus with 3-state outputs.

The 8X350 is available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N8X350-F, and for the military temperature range (-55°C to +125°C) specify S8X350-F.


FEATURES

- On-chip address latches
- 3-state outputs
- Schottky clamped TTL
- Internal control logic for 8X300 system
- Directly interfaces with the 8X300 bipolar microprocessor with no external logic
- May be used on left or right bank


APPLICATIONS

- 8X300 working storage

TYPICAL I/O STRUCTURE



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS


PARAMETER ¹		RATING	UNIT
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VOH	Output voltage High	+5.5	Vdc
VO	Output voltage Off-state	+5.5	Vdc
TA	Temperature range Operating	0 to +75	°C
	N8X350	-55 to +125	
	S8X350		
TSTG	Storage	-65 to +150	

TRUTH TABLE

Note X = Don't care

MODE	ME	SC	WC	MCLK	BUSSED DATA/ADDRESS LINES
Hold address Disable data out	1	X	X	X	High Z
Input new address	0	1	0	1	Address
Hold address Disable data out	0	1	0	0	High Z
Hold address Write data	0	0	1	1	Data in
Hold address Disable data out	0	0	1	0	High Z
Hold address Read data	0	0	0	X	Data out
Undefined state ¹²	0	1	1	1	—
Hold address ¹² Disable data out	0	1	1	0	High Z

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS² N8X350: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S8X350: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$




PARAMETER	TEST CONDITIONS	N8X350			S8X350			UNIT			
		Min	Typ	Max	Min	Typ	Max				
V _{IL} V _{IH} V _{IC}	Input voltage Low ¹ High ¹ Clamp ^{1,3}	V _{CC} = Min V _{CC} = Max V _{CC} = Min, I _{IN} = -12mA			2.0		.85 -1.2	2.0		.80 -1.2	V
V _{OL} V _{OH}	Output voltage Low ^{1,4} High ^{1,5}	V _{CC} = Min I _{OL} = 9.6mA I _{OH} = -2mA			2.4		0.5	2.4		.5	V
I _{IL} I _{IH}	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V					-100 25			-150 50	μA
I _{O(OFF)} I _{OS}	Output current High Z state Short circuit ^{3,6}	ME = High, V _{OUT} = 5.5 V ME = High, V _{OUT} = 0.5 V SC = WC, ME = Low, V _{OUT} = 0V, Stored High			-20		40 -100 -70	-15		60 -100 -85	μA μA mA
I _{CC}	V _{CC} supply current ⁷	V _{CC} = Max					185			185	mA
C _{IN} C _{OUT}	Capacitance Input Output	ME = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V				5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS^{2,9} N8X350: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S8X350: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	N8X350			S8X350			UNIT	
			Min	Typ	Max	Min	Typ	Max		
T _{E1} T _{E2}	Enable time Output Output	Data out Data out	SC- ME-			35 35			40 40	ns
T _{D1} T _{D2}	Disable time Output Output	Data out Data out	SC+ ME+			35 35			40 40	ns
T _W	Pulse width Master clock ⁸			40			50			ns
T _{SA} T _{HA} T _{SD} T _{HD} T _{S3} T _{H3} T _{S1} T _{H2} T _{S2} T _{H1} T _{H4}	Setup and hold time Setup time Hold time Setup time Hold time Setup time Hold time Setup time Hold time Setup time Hold time Setup time Hold time	MCLK- Address MCLK- Data in MCLK- ME- ME+ MCLK- ME- ME- SC-, WC- MCLK- MCLK-	Address MCLK- Data in MCLK- ME- MCLK- ME- MCLK- SC-, WC- MCLK- MCLK-	30 5 35 5 40 5 30 5 5 0 5 5			40 10 45 10 50 5 40 5 5 5 5			ns

BIPOLAR MEMORY

TIMING DIAGRAMS




NOTES

1. All voltage values are with respect to network ground terminal.
2. The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} junction to ambient at 400fpm air flow - 50°C/watt
 θ_{JA} junction to ambient - still air - 90°C/watt
 θ_{JA} junction to case - 20°C/watt
3. Test each pin one at a time.
4. Measured with a logic low stored Output sink current is supplied through a resistor to V_{CC} .
5. Measured with a logic high stored.
6. Duration of the short circuit should not exceed 1 second.
7. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V and the output open.
8. Minimum required to guarantee a Write into the slowest bit.
9. Applied to the 8X300 based system with the data and address pins tied to the IV Bus.
10. $SC + \overline{ME} = 1$ to avoid bus conflict.
11. $WC + \overline{ME} = 1$ to avoid bus conflict.
12. The SC and WC outputs from the 8X300 are never at 1 simultaneously.


TIMING DEFINITIONS

- TS1** Required delay between beginning of Master Enable low and falling edge of Master Clock.
- TSA** Required delay between beginning of valid address and falling edge of Master Clock.
- THA** Required delay between falling edge of Master Clock and end of valid Address.
- TH1** Required delay between falling edge of Master Clock and when Select Command becomes low.
- TE1** Delay between beginning of Select Command low and beginning of valid data output on the IV Bus.
- TD1** Delay between when select Command becomes high and end of valid data output on the IV Bus.
- TH2** Required delay between falling edge of Master Clock and when Master Enable becomes low.
- TE2** Delay between when Master Enable becomes low and beginning of valid data output on the IV Bus.
- TD2** Delay between when Master Enable becomes high and end of valid data output on the IV Bus.
- TS2** Required delay between when Select Command or Write Command becomes low and when Master Enable becomes low.
- Tw** Minimum width of the Master Clock pulse.
- TS3** Required delay between when Master Enable becomes low and falling edge of Master Clock.
- TH3** Required delay between falling edge of Master Clock and when Master Enable becomes high.
- TSd** Required delay between beginning of valid data input on the IV Bus and falling edge of Master Clock.
- THd** Required delay between falling edge of Master Clock and end of valid data input on the IV Bus.
- TH4** Required delay between falling edge of Master Clock and when Write Command becomes low.

VOLTAGE WAVEFORM



TYPICAL 8X350 APPLICATION



BIPOLAR MEMORY

PROGRAMMING

The Signetics family of Schottky PROMs are high performance bipolar devices which use a nickel/chromium (nichrome) alloy fuse to provide the many benefits of field programming. All Signetics Schottky PROMs use a common fuse design and programming circuitry. This means that a programmer capable of programming any Signetics PROM should program the entire family. Because of the pinout variation a small selection of socket adapters may be required. Programming is accomplished by application of voltages above those used for normal operation, therefore, no special pins are required for programming (except the 82S115 which has two pins: FE₁ and FE₂). The programming voltages and timing requirements make unintentional programming virtually impossible. Arrays of devices may be programmed in the users circuit, if desirable, and isolation of programming voltages is provided.

Signetics encourages the purchase of programming equipment from a manufacturer who has a full line of programming products to offer. Signetics also encourages the manufacturers of PROM programming equipment to submit their equipment for verification of electrical parameters and programming procedures. Information on manufacturers equipment is available on request from Bipolar Memory Marketing.

In order to consistently achieve excellent programming yields, periodic calibration of the programming equipment is required. Consult the equipment manufacturer for the recommended calibration interval. Records of programming yield, by device type, should be kept and any downward trend or sudden change should be considered as an indication of a need to recalibrate programming equipment.

The following information is provided for reference and completeness of our data sheets.

SIGNETICS DISCOURAGES THE CONSTRUCTION AND USE OF "HOMEMADE" PROGRAMMING EQUIPMENT.

The generic family of Schottky PROMs uses no special pins for programming. The programming mode is evoked by raising the V_{CC} pin to +8.75 ± .25V. This voltage is referred to as V_{C_{CP}}. The address pins remain TTL compatible and are used to address the unique word to be programmed. The outputs are used to supply fusing current in the programming mode.

Programming is performed one bit at a time, the word address is set up on the address inputs and the fuse to be programmed is selected by raising the output (corresponding to the bit in the word) to +17V ± 1V. This voltage is known as V_{OPF} and must be supplied by a voltage source with a low impedance and very fast transient response. Reliable programming depends on the V_{OPF} power supply and circuitry. I_{OPF} is the current which should be drawn by the part during the programming sequence. V_{OPF} should be maintained and I_{OPF} monitored. If

the current is not within specification, reliable fusing can not be assured.

Unprogrammed parts are supplied with all bits "zero", only the bits intended to be "one" will be programmed.

A fuse which does not blow during the first programming cycle should be considered a defective device and should be discarded.

Verification of the device may be performed after all addresses have been programmed

PROGRAMMING⁴

PROGRAMMING SYSTEM SPECIFICATIONS⁴ (Testing of these limits may cause programming of device.) T_A = +25°C


PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
		Min	Typ	Max		
V _{C_{CP}}	Power supply voltage To program ¹	I _{C_{CP}} = 425 + 75mA, Transient or steady state	8.5		9.0	V
V _{C_{CVH}} V _{C_{CVL}}	Verify limit Upper Lower		5.3 4.3		5.7 4.7	V
V _S I _{C_{CP}}	Verify threshold ² Programming supply current	V _{C_{CP}} = +8.75 ± .25V	1.4 350		1.6 500	V mA
V _{IH} V _{IL}	Input voltage High Low		2.4 0		5.5 0.8	V
I _{IH} I _{IL}	Input current High Low	V _{IH} = +5.5V V _{IL} = +0.4V			50 -500	μA
V _{OPF} I _{OPF}	Forced output voltage (program) ³ Forced output current (program)	I _{OPF} = 200 ± 20mA, Transient or steady state V _{OPF} = +17 ± 1V	16.0 180		18.0 220	V mA
T _R t _p	Output pulse rise time CE programming pulse width		10 100			μs μs
t _D T _V	Pulse sequence delay CE verify pulse width		5 1			μs μs
T _{PVA} T _{PVM}	Address program-verify cycle Memory program-verify time (continuous)				1 20	ms sec
F _L	Fusing attempts per link				1	cycle

PROGRAMMING NOTES

1. Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of

- 2V/μs, and 10μs maximum recovery.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersedes, but do not obsolete the performance requirements of previously manufactured programming equipment. Programming procedure for devices not listed in table 1 are found with the device data sheet.

TYPICAL PROGRAMMING SEQUENCE



*Programming verification at both high and low V_{CC} margins is optional. For convenience, verification can also be executed at the operating V_{CC} limits specified in the dc characteristics.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} ($10K$ resistor is the pullup resistor for open collector devices).
2. Consult table 1 for CE conditions.
3. Select the Address to be programmed and raise V_{CC} to V_{CCP} .
4. After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time. Note leading edge rise time restrictions.
5. After t_D delay, pulse the \overline{CE}_X input to logic low for a time t_D .
6. After t_D delay, remove V_{OPF} from the programmed output.
7. Repeat steps 4 through 6 to program other bits at the same address.
8. To verify programming of all bits at the same address, after t_D delay lower V_{CC} to V_{CCVL} and apply a logic low level to the \overline{CE}_X input. All programmed outputs should remain in the logic high state.
9. After t_D delay, repeat steps 3 through 8 to program and verify all other address locations.
10. After t_D delay, raise V_{CC} to V_{CCVH} and verify all memory locations by applying a logic low level to \overline{CE}_X , and cycling through all device addresses.

82S23/ 123
 82S126/ 129
 82S130/ 131
 82S141
 82S147
 82S137/ 137A
 82S181
 82SS181
 82S183
 82S185/ 185A
 82S191
 82S2708

	\overline{CE}	\overline{CE}_1	\overline{CE}_2	CE_3	CE_4	\overline{CE}_X
	H					\overline{CE}
		H	L			\overline{CE}_1
	H					\overline{CE}
		L	H	H	H	\overline{CE}_2
	H					\overline{CE}
		L	H			\overline{CE}_2
		L	H	H	H	\overline{CE}_2
		L	H	H	H	\overline{CE}_1
		L	H	H	H†	\overline{CE}_2
	H					\overline{CE}
		H	H*	H		\overline{CE}_1
	H					\overline{CE}

NOTES
 * CE_2

† CE_4 = strobe

Programming equipment for Signetics PROMs

Kontron
 700 S. Claremont St.
 San Mateo Ca 94402

Data I/O
 P.O. Box 308
 1297 N.W. Mall
 Issaquah, WA 98027

Pro-Log Corp.
 2411 Garden Rd.
 Monterey, CA 93940

Stag Systems, Inc.
 1120 San Antonio Rd.
 Palo Alto, CA 94303

GENERIC RELIABILITY DATA FOR SIGNETICS PROMS

Periodically, failure rates are calculated for all current die process families based upon accelerated life test data accumulated during reliability engineering programs (primarily SURE II data). Because of widespread interest among PROM users about reliability—especially nichrome fuse reliability—Signetics has placed special emphasis on PROM testing. This report presents the latest (February, 1976) failure rate data on PROMs, based upon 100 million (25°C) device hours and 136 billion nichrome fuse (25°C) hours.

TTL PROM RELIABILITY TESTING HISTORY

Signetics performed reliability studies of fused and unfused nichrome links in 1971, subjecting unfused links to 5 times normal current and fused links to 12 volts. In late 1971, Field Programmable Read Only Memories (PROMs) employing the non-Schottky TTL multi-emitter fuse matrix design were offered for sale. Reliability tests were performed during 1971 to 1973 on "single notch" nichrome link product. A few program rejects were detected during the first measurement timepoint (168 hours) of operating life stress with no additional program rejects observed from 168 hours on out to 2000 hours. During that period, program yield (and probably product reliability) was found to be highly influenced by the programming procedure used.

During 1974, reliability tests were started on "second generation" TTL Schottky PROM Products. The "second generation" products use standard Schottky product processing with the addition of nichrome fuses. These products have a diode fusing matrix, use bar fuses, and are designed to supply increased current densities during fusing to enhance fuse reliability and increase programming yields. The reliability data to date is summarized in the table "PROM Life Test Summary: Std. Aluminum Schottky DLM, Plus Nichrome Fuses." Recent distributions show a 92% AVG. programming yield (based on a 50% blow pattern) for these new Schottky PROM Products. All Signetics PROM products introduced since February 1974 (including the Field Programmable Logic Array) are the "second generation" TTL Schottky type.

TTL SCHOTTKY PROM FAILURE RATES/MTBF

The failure rates and MTBF (mean time between failures) for PROM devices, for fused links, and for unfused links are calculated from the data in the life test summary.

The failure rate for any given Signetics PROM can be approximated by multiplying the fuse failure rate by the number of fuses


in the device and adding the result to the basic device reliability. For example, the FPLA has 1920 nichrome links. Assuming

that 50% (960) are blown, we get
 $960 \times .00000137 + 960 \times .00000132 + .000893 = .00347\% / 1000 \text{ Hours}$

PROCESS	PARAMETER	FAILURE RATE ⁽¹⁾	MTBF = 1/F.R.
Std	Device	.000893	1.12×10^8 hours
Aluminum	Fused Link	.00000137	7.30×10^{10} hours
Schottky DLM Plus	Unfused Link	.00000132	7.58×10^{10} hours
Nichrome Fuses			

Note: The failure rate (F.R.) calculations are at 80% confidence and values are shown in % per 1000 hours. Calculations are based on the 25°C equivalent device hours (combined HTOL and HTSL).

FAILURE RATE ACCELERATION FACTOR vs TEMPERATURE CURVE (from Signetics Product Reliability Report R363)



NOTES

1. Calculated from the Signetics Failure Rate vs Temperature Graph of Figure 3.2. Signetics uses acceleration factors of 15 (for 85°C), 50 (for 125°C), 100 (for 150°C), 200 (for 175°C), 350 (for 200°C), 970 (for 250°C) and 2100 (for 300°C) to relate to 25°C equivalent ambient temperature. The 25°C to 125°C segment of the graph is based primarily on operating life data. The segment of the graph above 125°C is based on high temperature storage data. The graph equates to an "activation energy" $E_A = 0.41 \text{ eV}$.
2. Calculated from MIL-HDBK-217B, 20 September, 1974, Table 2.1.5-4 for ITT_1 vs T_J values. The graph equates to an "activation energy" $E_A = 0.41 \text{ eV}$ and is applicable to all bipolar digital (except ECL) in the normal mode of operation.
3. Calculated from MIL-HDBK-217B, 20 September, 1974, Table 2.15-4 for ITT_2 vs T_J values. The graph equates to an "activation energy" $E_A = 0.70 \text{ eV}$ and is applicable to all MOS, all Linear, and bipolar ECL devices in the normal mode of operation.
4. Calculated from MIL-STD-883A, 15 November 1974, Figures 1005-4 and 1015-1 by extrapolating the time temperature regression graph from 78°C back to 25°C. The MIL-STD-883A graph is the Bell Telephone Laboratories Graph (Specification A-B-689143, 16 January 1974 etc.) and as such applies to storage and operating T_J values and primarily surface inversion failure mechanisms. The graph equates to an "activation energy" $E_A = 1.02 \text{ eV}$.
5. This curved graph is the result of plotting the "rule of thumb" that failure rates (hence acceleration factors) double for every $+ \Delta 10^\circ\text{C}$.
6. All competitor data (available to Signetics) produced graphs falling within these two boundaries. The two boundaries equate to "activation energies" of $E_A = 0.23 \text{ eV}$ (for lower graph) and $E_A = 1.92 \text{ eV}$.

DESCRIPTION

The 82S23 and 82S123 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S23 and 82S123 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.



Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S23/123, N or F, and for the military temperature range (-55°C to +125°C) specify S82S23/123, F or W.

FEATURES

- **Address access time:**
N82S23/123: 50ns max
S82S23/123: 65ns max
- **Power dissipation:** 1.3mW/bit typ
- **Input loading:**
N82S23/123: -100 μ A max
S82S23/123: -150 μ A max
- **On-chip address decoding**
- **Output options:**
82S23: Open collector
82S123: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion

PIN CONFIGURATION**LOGIC DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _{OH}	Output voltage	+5.5	Vdc
V _O	Off-state (82S123)	+5.5	Vdc
T _A	Temperature range		°C
	Operating	0 to +75	
	N82S23/123	-55 to +125	
	S82S23/123	-65 to +150	
T _{STG}	Storage	-65 to +150	

IC ELECTRICAL CHARACTERISTICS N82S23/123: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S23/123: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TEST CONDITIONS ¹	N82S23/123			S82S23/123			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp			0.85			0.8	V
		2.0		-1.2	2.0		-1.2	
V _{OL} V _{OH}	Output voltage Low High			0.45			0.5	V
		2.4		-2mA	2.4		-2mA	
I _{IL} I _{IH}	Input current Low High			-100 50			-150 50	μA
				V _{IN} = 0.45V V _{IN} = 5.5V				
I _{OLK} I _{O(OFF)}	Output current Leakage (82S23) Hi-Z state (82S123)			40 40			50 50	μA μA
				CE = High, V _{OUT} = 5.5V CE = High, V _{OUT} = 5.5V CE = High, V _{OUT} = 0.5V				
I _{OS}	Short circuit (82S123)	-20		-90	-20		-100	mA
I _{CC}	V _{CC} supply current			77			85	mA
C _{IN} C _{OUT}	Capacitance Input Output		5 8			5 8		pF
				CE = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V				

IC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF
 N82S23/123: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S23/123: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TO	FROM	N82S23/123			S82S23/123			UNIT
			Min	Typ	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Output Output	Address Chip enable			50 35			65 40	ns
T _{CD}	Output	Chip disable			35			40	ns

NOTES
 Positive current is defined as into the terminal referenced.
 Tested at an address cycle time of 1μsec.

EST LOAD CIRCUIT



VOLTAGE WAVEFORM



BIPOLAR MEMORY

DESCRIPTION

The 10139 is organized as an array of 32 words and 8 bits. The initial unprogrammed state is 0 (low). The user may program 1's to obtain any desired pattern. Outputs go to the 0 (low) state when the chip enable input is high, allowing wired-OR output connections. A 50Ω output drive capability makes the part suitable for use in high performance ECL systems.

FEATURES

- Access time: 15ns typ
- Power dissipation: 580mW typ
- Field programmable (Ni-Cr link)
- Fully decoded
- High impedance inputs (50kΩ pulldown)
- Open emitter outputs (50Ω drive)
- Fully compatible with Signetics ECL 10K products



APPLICATIONS

- Programmable logic
- Control stores
- Microprogramming
- Hardwired algorithms

RECOMMENDED OPERATING VOLTAGE

- $V_{CC} = GND, V_{EE} = -5.2V \pm 5\%$

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
T_A Temperature range Operating	-30 to +85	°C


C ELECTRICAL CHARACTERISTICS¹ $V_{CC} = 0V, V_{EE} = -5.2V, R_L = 50\Omega$ to $-2V$

PARAMETER	TEST CONDITIONS	-30° C			+25° C			+85° C			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input voltage V_{IL} Low V_{IH} High V_{ILA} Low threshold V_{IHA} High threshold		-1.890			-1.850			-1.825			V
				-0.890			-0.810			-0.700	
				-1.500			-1.475			-1.440	
			-1.205			-1.105			-1.035		
Output voltage V_{OL} Low V_{OH} High	$V_{IH} = \text{Max}, V_{IL} = \text{Min}$	-1.89		-1.675	-1.85		-1.65	-1.825		-1.615	V
		-1.06		-0.89	-0.96		-0.81	-0.89		-0.70	
	$V_{IHA} = \text{Min}, V_{ILA} = \text{Max}$			-1.655			-1.63			-1.595	
V_{OLA} Low threshold V_{OHA} High threshold		-1.08			-0.98			-0.91			
Input current I_{IL} Low I_{IH} High	$V_{IL} = \text{Min}$				0.5						μA
	$V_{IH} = \text{Max}$						265				
EE Power supply drain current							145				mA


C ELECTRICAL CHARACTERISTICS^{1,2} $V_{CC} = 2V, R_L = 50\Omega$ to ground, $-30^\circ C \leq T_A \leq 85^\circ C, V_{EE} = -3.2V$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
Access time T_{AA} T_{CE}	Output Output	Address Chip enable			22	ns
					17	
Disable time T_{CD}	Output	Chip disable			17	ns
Rise and fall time t_+ Rise time (20-80%) t_- Fall time (20-80%)				4.0		ns
				4.0		

TEST LOAD CIRCUIT




VOLTAGE WAVEFORMS




NOTES

1. Dc and ac specifications apply after thermal equilibrium has been established, with transverse air flow greater than 500 linear ft/min.
2. For ac tests, all input and output cables to the scope are equal lengths of 50Ω coaxial cable. Wire length should be $\leq 1/4$ inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50Ω termination to ground is located in each scope input. Unused outputs are connected to a 50Ω resistor to ground.
3. Test procedures are shown for only 1 input or set of input conditions. Other inputs are tested in the same manner.


TYPICAL FUSING PATH



TYPICAL PROGRAMMING CIRCUIT



PROGRAMMING SEQUENCE



BIPOLAR MEMORY

PROGRAMMING SYSTEM SPECIFICATIONS⁴ (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} Power supply voltage To program ^{1,3}	$I_{CCP} = 300 \pm 25\text{mA}$ (Transient or steady state)	11.5		12.5	V
V_{CCVH} Verify limit Upper V_{CCVL} Lower		5.5 4.7		5.7 4.9	V
V_S Verify threshold ² I_{CCP} Programming supply current	$V_{CCP} = 12 \pm .5\text{V}$	275	V_{CCV} -1.3	325	V mA
V_{IH} Input voltage ⁵ High V_{IL} Low		V_{CCV} -0.8 0		V_{CCV} -0.2 0.8	V
I_{IH} Input current High I_{IL} Low	$V_{IH} = \text{Max.}$ $V_{IL} = \text{Min.}$			300 -50	μA
V_{OPF} Forced Output Voltage ^{3,6} (program)	$I_{OPF} = 2.5 \pm .5\text{mA}$ (Transient or steady state) $V_{OPF} = 6.4 \pm .4\text{V}$	6.0		6.8	V
I_{OPF} Forced Output Current (program)		2		3	mA
T_R Output pulse rise time		0.1		1	μs
t_p Programming pulse width		100		125	μs
t_D Pulse sequence delay		10			μs
t_V Verify time		1			μs
T_{PVA} Address program-verify cycle				2	ms
T_{PVM} Memory program-verify time (continuous)				20	sec
FL Fusing attempts per link				1	cycle

PROGRAMMING NOTES

1. Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of $2\text{V}/\mu\text{s}$, and $10\mu\text{s}$ maximum recovery.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
5. Address buffers must be referenced to V_{CCV} .
6. V_{OPF} supply must be referenced to the V_{CCV} supply.

PROGRAMMING PROCEDURE

The 10139 is shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:

SET-UP

- a. Set V_{EE} and \overline{CE} to GND.
- b. Set V_{CC} to V_{CCVH} .
- c. Terminate all device outputs with a 1.8K resistor in series with a 5.6K resistor to GND.

PROGRAM-VERIFY SEQUENCE

1. Select the Address to be programmed, and raise V_{CC} to V_{CCP} .
2. After t_D delay, apply a voltage V_{OPF} to the output to be programmed via the external divider (refer to typical programming circuit). Program one output at a time.
3. After t_p delay, remove V_{OPF} from the programmed output.
4. After t_D delay, repeat steps 2 and 3 to program other bits at the same address.
5. To verify programming of all bits at the same address, after t_D delay lower V_{CC} to V_{CCVH} . All programmed outputs should remain in the logic high state.
6. After t_D delay, repeat steps 1 through 5 program and verify all other address locations.
7. After t_D delay lower V_{CC} to V_{CCVL} , and verify all memory locations by cycling through all device addresses.

DESCRIPTION

The 82S126 and 82S129 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S126 and 82S129 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bus organizations.

Both 82S126 and 82S129 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify 82S126/129, F or N, and for the military temperature range (-55°C to +125°C) specify S82S126/129, F or R.


FEATURES

- Address access time:
N82S126/129: 50ns max
S82S126/129: 70ns max
- Power dissipation: 0.5mW/bit typ
- Input loading:
N82S126/129: -100µA max
S82S126/129: -150µA max
- On-chip address decoding
- Output options:
82S126: Open collector
82S129: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _{OH}	Output voltage		Vdc
V _O	High (82S126)	+5.5	
	Off-state (82S129)	+5.5	
T _A	Temperature range		°C
	Operating		
	N82S126/129	0 to +75	
	S82S126/129	-55 to +125	
T _{STG}	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S126/129: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S126/129: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ¹	N82S126/129			S82S126/129			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp I _{IN} = -18mA			.85 2.0 -1.2			.80 2.0 -1.2	V
V _{OL} V _{OH}	Output voltage Low High (82S129) C _E _{1,2} = Low I _{OUT} = 16mA I _{OUT} = -2.0mA			0.45 2.4			0.5 2.4	V
I _{IL} I _{IH}	Input current Low High V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μA
I _{OLK} I _{O(OFF)}	Output current Leakage (82S126) Hi-Z state (82S129) C _E ₁ or C _E ₂ = High, V _{OUT} = 5.5V C _E ₁ or C _E ₂ = High, V _{OUT} = 5.5V C _E ₁ or C _E ₂ = High, V _{OUT} = 0.5V			40 40 -40			60 60 -60	μA μA
I _{OS}	Short circuit (82S129) C _E _{1,2} = Low, V _{OUT} = 0V, Stored high			-20 -70		-15	-85	mA
I _{CC}	V _{CC} supply current CE ₁ or CE ₂ = High V _{CC} = 5.0V			120			125	mA
C _{IN} C _{OUT}	Capacitance Input Output V _{IN} = 2.0V V _{OUT} = 2.0V			5 8			5 8	pF


AC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF
 N82S126/129: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S126/129: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S126/129			S82S126/129			UNIT
			Min	Typ	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Access time Output Output	Address Chip enable			50 25			70 35	ns
T _{CD}	Disable time Output	Chip disable			25			35	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of 1μsec.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 10149 is field programmable, meaning that custom patterns are immediately available by following the fusing procedures given in this data sheet. The device is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The 10149 is suitable for use in high performance ECL systems. The outputs are capable of driving 50Ω loads.

A chip enable input is provided for ease of memory expansion.

FEATURES

- Address access time: 20ns max
- Power dissipation: 0.66mW/bit typ
- High impedance inputs (50kΩ pulldown)
- Open emitter outputs (50kΩ drive)
- On-chip address decoding
- No separate fusing pins
- Fully compatible with ECL 10K series


APPLICATIONS

- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion


RECOMMENDED OPERATING RANGES

- V_{CC1} = V_{CC2} = GND
- V_{EE} = -5.2V ± 5%
- T_A = -30°C to +85°C ambient

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{EE}	8	Vdc
V _{IN}	0 to V _{EE}	Vdc
I _O	40	mAdc
Temperature range		°C
T _A	-30 to +85	
T _J	125	
T _{STG}	-55 to +125	

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = 0V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2V$

PARAMETER ¹	TEST CONDITIONS	-30°C			+25°C			+85°C			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input voltage ^{2,3} V _{IL} Low V _{IH} High V _{ILA} Low threshold V _{IHA} High threshold		-1.890			-1.850			-1.825			V
				-0.890			-0.810			-0.700	
				-1.500			-1.475			-1.440	
			-1.205			-1.105			-1.035		
Output voltage V _{OL} Low V _{OH} High	V _{IH} = max	-1.89		-1.675	-1.85		-1.65	-1.825		-1.615	V
	V _{IL} = min	-1.06		-0.89	-0.96		-0.81	-0.89		-0.70	
V _{OLA} Low threshold V _{OHA} High threshold	V _{IHA} = min, V _{ILA} = max	-1.08		-1.655	-0.98		-1.63	-0.91		-1.595	
Input current I _{IL} Low I _{IH} High	V _{IH} = max				0.5						μA
	V _{IL} = min						265				
I _{EE} Supply drain current							150				mA


AC ELECTRICAL CHARACTERISTICS $T_A = +25^\circ C$, $V_{EE} = -3.2V$,
 $V_{CC1} = V_{CC2} = 2V$, $R_L = 50\Omega$ to ground

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
Access time T _{AA} T _{CE}	Output	Address			20	ns
		Chip enable			8	
T _{CD} Disable time	Output	Chip disable			8	ns
Rise and fall time t ₊ Rise time (20-80%) t ₋ Fall time (20-80%)				4.0		ns
				4.0		

NOTES

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- V_{dc} ± 1%.
- Each ECL 10K series device has been designed to meet the dc specification after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4mV with an air flow of 200 linear fpm. Outputs are terminated through a 50Ω resistor to -2V.


TEST LOAD CIRCUIT



NOTES

- A. For ac tests, all input and output cables to the scope are equal lengths of 50Ω coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50Ω termination to ground is located in each scope input. Unused outputs are connected to a 50Ω resistor to ground.
- B. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- C. Normal practice in test fixtures layout should be followed. Lead lengths, particularly to the power supply, should be as short as possible. A 10μF capacitor between V_{CC1} and V_{CC2} terminals, located as close to the device as possible, is recommended to reduce ringing.

VOLTAGE WAVEFORMS



PROGRAMMING SYSTEM SPECIFICATIONS⁴ (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} Power supply voltage To program ^{1,3}	$I_{CCP} = 150 \pm 25\text{mA}$ (Transient or steady state)	11.5		12.5	V
V_{CCVH} V_{CCVL} Verify limit Upper Lower	$I_{CCV} = 400 \pm 50\text{mA}$ (Transient or steady state)	5.5 4.7		5.7 4.9	V
V_S I_{CCP} Verify threshold ² Programming supply current	$V_{CCP} = 12 \pm .5\text{V}$	125	$V_{CC}-1.3$	175	V mA
V_{IH} V_{IL} Input voltage ⁵ High Low		V_{CCV} -0.8 0		V_{CCV} -0.2 0.8	V
I_{IH} I_{IL} Input current High Low	$V_{IH} = \text{Max.}$ $V_{IL} = \text{Min.}$			300 -50	μA
V_{OPF} Forced Output Voltage ^{3,6} (program)	$I_{OPF} = 2.5 \pm .5 \text{ mA}$ (Transient or steady state) $V_{OPF} = 6.4 \pm .4\text{V}$	6.0		6.8	V
I_{OPF} Forced Output Current (program)		2		3	mA
T_R Output pulse rise time		0.1		1	μs
t_p Programming pulse width		100		125	μs
t_D Pulse sequence delay		10			μs
t_V Verify time		1			μs
T_{PVA} Address program-verify cycle				1	ms
T_{PVM} Memory program-verify time (continuous)				20	sec
FL Fusing attempts per link				1	cycle

PROGRAMMING NOTES

- Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
- V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA , limit voltage spikes to a maximum slew rate of $2\text{V}/\mu\text{s}$, and $10\mu\text{s}$ maximum recovery.
- These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
- Address buffers must be referenced to the V_{CCV} supply.
- V_{OPF} supply must be referenced to the V_{CCV} supply.

PROGRAMMING PROCEDURE

The 10149 is shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:


SET-UP

- Set V_{EE} and \overline{CE} to GND.
- Set V_{CC1} and V_{CC2} to V_{CCVH} .
- Terminate all device outputs with a 1.8K resistor in series with a 5.6K resistor to GND.


PROGRAM-VERIFY SEQUENCE

- Select the Address to be programmed, and raise V_{CC1} to V_{CCP} .
- After t_D delay, apply a voltage V_{OPF} to the output to be programmed via the external divider (refer to typical programming circuit). Program one output at a time.
- After t_p delay, remove V_{OPF} from the programmed output.
- After t_D delay, repeat steps 2 and 3 to program other bits at the same address.
- To verify programming of all bits at the same address, after t_p delay lower V_{CC1} and V_{CC2} to V_{CCVH} . All programmed outputs should remain in the logic high state.
- After t_D delay, repeat steps 1 through 5 to program and verify all other address locations.
- After t_D delay lower V_{CC1} and V_{CC2} to V_{CCVL} and verify all memory locations by cycling through all device addresses.

TYPICAL FUSING PATH




TYPICAL PROGRAMMING CIRCUIT



BIPOLAR MEMORY

PROGRAMMING SEQUENCE



DESCRIPTION

The 82S130 and 82S131 are field programmable, which means that custom patterns are immediately available by following the programming procedure given in this data sheet. The standard 82S130 and 82S131 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S130 and 82S131 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° to +75°C) specify 82S130/131, F or N, and for the military temperature range (-55°C to +125°C) specify S82S130/131, F or R.


FEATURES

- Address access time:
 N82S130/131: 50ns max
 S82S130/131: 70ns max
- Power dissipation: 0.3mW/bit typ
- Input loading:
 N82S130/131: -100µA max
 S82S130/131: -150µA max
- On-chip address decoding
- Output options:
 82S130: Open collector
 82S131: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
Output voltage		Vdc
V _{OH} High (82S130)	+5.5	
V _O Off-state (82S131)	+5.5	
Temperature range		°C
T _A Operating		
N82S130/131	0 to +75	
S82S130/131	-55 to +125	
T _{STG} Storage	-65 to +150	

BIPOLAR MEMORY

DC ELECTRICAL CHARACTERISTICS N82S130/131: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S130/131: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ¹	N82S130/131			S82S130/131			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp I _{IN} = -18mA	2.0		.85 -1.2	2.0		.80 -1.2	V
V _{OL} V _{OH}	Output voltage Low High (82S131) C _Ē = Low I _{OUT} = 16mA I _{OUT} = -2mA	2.4		0.45	2.4		0.5	V
I _{IL} I _{IH}	Input current Low High V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μA
I _{OLK} I _{O(OFF)}	Output current Leakage (82S130) Hi-Z state (82S131) C _Ē = high, V _{OUT} = 5.5V C _Ē = high, V _{OUT} = 5.5V C _Ē = high, V _{OUT} = 0.5V			40 40 -40			60 60 -60	μA μA
I _{OS}	Short circuit (82S131) C _Ē = Low, V _{OUT} = 0V, Stored high	-20		-70	-15		-85	mA
I _{CC}	V _{CC} supply current			140			140	mA
C _{IN} C _{OUT}	Capacitance Input Output C _Ē = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF²
 N82S130/131: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S130/131: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S130/131			S82S130/131			UNIT
			Min	Typ	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Output Output	Address Chip enable			50 30			70 40	ns
T _{CD}	Output	Chip disable			30			40	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of 1μsec.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82S115 is field programmable and includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the tri-state output drivers. In the Transparent Read mode, stored data is addressed by applying binary code to the address inputs while holding Strobe high. In this mode the bit drivers will be controlled solely by \overline{CE}_1 and \overline{CE}_2 lines.

In the Latched Read mode, outputs are held in their previous state (high, low, or high Z) as long as Strobe is low, regardless of the state of address or chip enable. A positive strobe transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.

The 82S115 is available in the commercial and military temperature range. For the commercial temperature range (0°C to -75°C) specify N82S115, F or N, and for the military temperature range (-55°C to -125°C) specify S82S115, F, R, or I.


FEATURES

- **Address access time:**
N82S115: 60ns max
S82S115: 90ns max
- **Power dissipation:** 165 μ W/bit typ
- **Input loading:**
N82S115: -100 μ A max
S82S115: -150 μ A max
- **On-chip storage latches**
- **Schottky clamped**
- **Fully TTL compatible**


APPLICATIONS

- **Microprogramming**
- **Hardwire algorithms**
- **Character generation**
- **Control store**
- **Sequential controllers**

PIN CONFIGURATIONS



BLOCK DIAGRAM



BIPOLAR MEMORY

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
T _A Operating Temperature range		°C
N82S115	0 to +75	
S82S115	-55 to +125	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS

N82S115: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S115: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ⁵	N82S115			S82S115			UNIT
		Min	Typ ⁸	Max	Min	Typ	Max	
V _{IL} Input voltage Low	I _{IN} = -18mA	2.0		.85	2.0		.8	V
V _{IH} Input voltage High								
V _{IC} Clamp								
V _{OL} Output voltage Low	CE ₁ = Low, CE ₂ = High, I _{OUT} = 9.6mA I _{OUT} = -2mA	2.7	0.4	0.45	2.4		0.5	V
V _{OH} Output voltage High								
I _{IL} Input current Low	V _{IN} = 0.45V V _{IN} = 5.5V			-100			-150	μA
I _{IH} Input current High								
I _{O(OFF)} Output current Hi-Z state	CE ₁ = High or CE ₂ = Low, V _{OUT} = 5.5V CE ₁ = High or CE ₂ = Low, V _{OUT} = 0.5V			40			100	μA
I _{OS} Short circuit ¹								
I _{CC} V _{CC} supply current	CE ₁ = Low, CE ₂ = High, V _{OUT} = 0V, High Stored	-20		-70	-15		-85	mA
C _{IN} Capacitance Input	CE ₁ = High or CE ₂ = Low, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V			5			5	pF
C _{OUT} Capacitance Output								

AC ELECTRICAL CHARACTERISTICS

R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
 N82S115: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S115: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	TEST CONDITIONS	N82S115			S82S115			UNIT
				Min	Typ ⁸	Max	Min	Typ	Max	
T _{AA6} Access time	Output	Address	Latched or transparent read ^{2,4}	40	60			90	ns	
T _{CE} Output										
T _{CD} Disable time	Output	Chip disable		20	40			55	ns	
T _{CDS} Setup and hold time	Output	Chip enable	Latched read only ^{3,4}	40	10		50	15		
T _{CDH} Setup time										
T _{ADH} Hold time	Output	Address		0			5			
T _{SW} Pulse width Strobe				30	15		40		ns	
T _{SL} Latch time Strobe				60	35		90		ns	
T _{DL} Delatch time Strobe						35		45	ns	

NOTES on following page.

TESTES

No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in high state.

If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear T_{AA} nanoseconds after the address has changed to T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an off or high impedance state after it has been enabled.

In latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs. During operation the fusing pins FE1 and FE2 may be grounded or left floating.


Positive current is defined as into the terminal referenced.

Tested at an address cycle time of $1\mu\text{sec}$.


Areas shown by crosshatch are latched data from previous address.

(Typical values are at $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS



PROGRAMMING SYSTEM SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} Power supply voltage To program ¹	$I_{CCP} = 200 \pm 25\text{mA}$, Transient or steady state $V_{CCP} = +5.0 \pm .25\text{V}$	4.75		5.25	V
I_{CCP} Programming supply current		175	200	225	mA
V_{CCVH} Verify limit Upper		5.3	5.5	5.7	V
V_{CCVL} Lower		4.3	4.5	4.7	
V_S Verify threshold ²		0.9	1.0	1.1	V
V_{IL} Input voltage Low		0		0.8	V
V_{IH} High		2.4		5.5	
V_{ILP} Input Voltage (FE ₁ & FE ₂) Low				0.5	
V_{IHP} High		4.5	5.0	5.5	
I_{IL} Input current (FE ₁ & FE ₂ only) Low	$V_{IL} = +0.45\text{V}$ $V_{IH} = +5.5\text{V}$			-100	μA
I_{IH} High				10	mA
I_{IL} Input current (except FE ₁ & FE ₂) Low	$V_{IL} = +0.45\text{V}$ $V_{IH} = +5.5\text{V}$			-100	μA
I_{IH} High				25	
V_{OPF} Forced output voltage (program) ³	$I_{OPF} = 200 \pm 20\text{mA}$, Transient or steady state $V_{OPF} = +17 \pm 1\text{V}$	16.0	17.0	18.0	V
I_{OPF} Output current (program) ⁵		180		220	mA
T_R Output pulse rise time		10		50	μs
t_P FE ₂ programming pulse width		0.3	0.4	0.5	ms
t_D Pulse sequence delay		10		μs	
T_{PR} Programming time	$V_{CC} = V_{CCP}$ $V_{CC} = 0\text{V}$			12	sec
T_{PS} Programming pause		6			sec
$\frac{T_{PR}}{T_{PR}+T_{PS}}$ Programming duty cycle ⁴				50	%

PROGRAMMING NOTES

- Bypass V_{CC} to GND with a 0.01 μF capacitor to reduce voltage spikes.
- V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the $17 \pm 1\text{V}$ output voltage is maintained during the entire fusing cycle.
- Continuous fusing for an unlimited time is also allowed, provided that a 60% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period ($V_{CC} = 0\text{V}$) of 3ms.
- I_{OPF} is monitored as the peak programming current, abnormal fusing occurs when $I_{OPF} < \text{MIN}$ or $I_{OPF} > \text{MAX}$.

RECOMMENDED PROGRAMMING PROCEDURE

The 82S115 is shipped with all bits at logical low. To write logical high, proceed as follows:

SET-UP


- Apply GND to pin 12.
- Terminate all device outputs with a 10K Ω resistor to V_{CC} . (Optional used for compatibility with Signetics generic programming procedure).
- Set $\overline{\text{CE}}_1$ to logic low, and CE_2 to logic high (TTL levels).
- Set Strobe to logic high level.

Program-Verify Sequence

- Raise V_{CC} to V_{CCP} , and address the word to be programmed by applying TTL high and low logic levels to the device address inputs.
- After t_D delay, apply to FE₁ (pin 13) a voltage source of V_{IHP} , with 10mA sourcing current capability.
- After t_D delay, apply a voltage source of V_{OPF} to the output to be programmed. Program one output at a time.
- After t_D delay, raise FE₂ (pin 11) from V_{ILP} to V_{IHP} for a period of t_P , and then return to V_{ILP} . Pulse source must have a 10mA sourcing current capability.

- After t_D delay, remove +17.0V supply from programmed output.
- To verify programming, after t_D delay return FE₁ to V_{ILP} . Raise V_{CC} to V_{CCH} . The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} , and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP} and repeat steps through 6 to program other bits at the same address.
- Repeat steps 1 through 7 to program a other address locations.

TYPICAL PROGRAMMING SEQUENCE



*Programming verification at both high and low V_{CC} margins is optional. For convenience, verification can also be executed at the operating V_{CC} limits specified in the dc characteristics.

DESCRIPTION

The 82S141 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S141 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 4 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

The 82S141 device is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S141, F or N, and for the military temperature range (-55°C to +125°C) specify S82S141, F, or R.


FEATURES

- Address access time:
N82S141: 60ns max
S82S141: 90ns max
- Power dissipation: .17mW/bit typ
- Input loading:
N82S141: -100µA max
S82S141: -150µA max
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
V _O Off-state	+5.5	
T _A Operating		°C
T _{STG} Storage	N82S141	0 to +75
	S82S141	-55 to +125
		-65 to +150

C ELECTRICAL CHARACTERISTICS

N82S141: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S141: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82S141			S82S141			UNIT
		Min	Typ	Max	Min	Typ	Max	
V_{IL} Low	$I_{IN} = -18\text{mA}$	2.0		.85	2.0		.80	V
V_{IH} High								
V_{IC} Clamp								
V_{OL} Low	$\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$ $I_{OUT} = 9.6\text{mA}$	2.4		0.45	2.4		0.5	V
V_{OH} High								
I_{L} Low	$V_{IN} = 0.45\text{V}$			-100			-150	μA
I_{H} High								
$O_{(OFF)}$	Hi-Z state			-40			-60	μA
O_S	Short circuit			40			60	
O_S	Short circuit	-20		-70	-15		-85	mA
CC	V_{CC} supply current			175			185	mA
C_{IN}	Capacitance							pF
C_{OUT}	Input							
C_{OUT}	Output							

C ELECTRICAL CHARACTERISTICS


$R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$
 N82S141: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S141: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S141			S82S141			UNIT
			Min	Typ	Max	Min	Typ	Max	
T_{AA}^2	Output	Address			60			90	ns
T_{CE}									
T_{CD}	Output	Chip disable			40			50	ns


NOTES

Positive current is defined as into the terminal referenced. 2. Tested at an address cycle time of $1\mu\text{sec}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82HS147 is field-programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The standard devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The 82HS147 includes on-chip decoding and one chip enable input for ease of memory expansion, and features tri-state outputs for optimization of word expansion in bused organizations.



The 82HS147 device is available in the commercial temperature range (0°C to +75°C), and is specified as N82HS147, F, N.

FEATURES

- Address access time: 45ns max
- Power dissipation: 853mW max
- Input loading: -100 μ A max
- One chip enable input
- On chip address decoding
- No separate fusing pins
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION**BLOCK DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
V _{CC} Power supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
V _O Off-state	+5.5	°C
T _A Operating	0 to +75	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$.

PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} V_{IH} V_{IC}	Input voltage ² Low High Clamp $I_{IN} = -18\text{mA}$	2.0		.85 -1.2	V
V_{OL} V_{OH}	Output voltage Low High $I_{OUT} = 9.6\text{mA}$ $\overline{CE} = \text{Low}, I_{OUT} = -2\text{mA}, \text{High stored}$	2.4		0.45	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40	μA
I_{OLK} $I_{O(OFF)}$	Output current Leakage Hi-Z state $\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$			40 -40 40	μA μA
I_{OS}	Short circuit ³ $V_{OUT} = 0\text{V}$	-20		-70	mA
I_{CC}	V_{CC} supply current			155	mA
C_{IN} C_{OUT}	Capacitance Input Output $V_{CC} = 5.0\text{V}$ $\overline{CE} = \text{High}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8		pF


DC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$, $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
T_{AA} ⁴ T_{CE}	Access time Output Output	Address Chip enable			45 30	ns
T_{CD}	Disable time Output	Chip disable			30	ns


NOTES

- 1. Positive current is defined as into the terminal referenced.
- 2. All voltages with respect to network ground.
- 3. Duration of short circuit should not exceed 1 second
- 4. Tested at an address cycle time of 1μ sec.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



BIPOLAR MEMORY

DESCRIPTION

The 82S137 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S137 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.


These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature tri-state outputs for optimization of word expansion in bused organizations.

The 82S137 device is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S137, F or N, and for the military temperature range (-55°C to +125°C) specify S82S137, F,R, or I.


FEATURES

- **Address access time:**
N82S137: 60ns max
S82S137: 80ns max
- **Power dissipation: .13mW/bit typ**
- **Input loading:**
N82S137: -100µA max
S82S137: -150µA max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage	+5.5	Vdc
V _O Off-state (82S137)	+5.5	Vdc
T _A Operating Temperature range		°C
T _{STG} Storage	N82S137	0 to +75
	S82S137	-55 to +125
		-65 to +150

C ELECTRICAL CHARACTERISTICS N82S137; N82S137A: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S137; S82S137A: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ¹	N82S137/137A			S82S137/137A			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL}	Input voltage Low	2.0		.85	2.0		.80	V
V _{IH}	High							
V _{IC}	Clamp							
		I _{IN} = -18mA						
V _{OL}	Output voltage Low	2.4		0.45	2.4		0.5	V
V _{OH}	High							
		I _{OUT} = 16mA I _{OUT} = -2mA						
I _{IL}	Input current Low			-100			-150	μA
I _{IH}	High							
		V _{IN} = 0.45V V _{IN} = 5.5V						
I _{O(OFF)}	Output current Off-state			40			60	μA
I _{OS}	Short circuit							
		C _{E1,2} = High, V _{OUT} = 0.5V C _{E1,2} = High, V _{OUT} = 5.5V						
I _{CC}	V _{CC} supply current	-20		-70	-15		-85	mA
		C _{E1,2} = Low, V _{OUT} = 0V, Stored high						
C _{IN}	Capacitance Input		5		5			pF
C _{OUT}	Output		8		8			
		C _{E1,2} = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V						


C ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF1
 N82S137; N82S137A: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S137; S82S137A: -55°C ≤ T_A ≤ +125°C 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S137			S82S137		
			Min	Typ	Max	Min	Typ	Max
T _{AA}	Output	Address			60			80
T _{CE}			Chip enable			30		
T _{CD}	Output	Chip disable			30			40


DTE

Positive current is defined as into the terminal referenced.

EST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82HS137 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82HS137 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.


These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature tri-state outputs for optimization of word expansion in bused organizations.

The 82HS137 device is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82HS137, F or N, and for the military temperature range (-55°C to +125°C) specify S82HS137, I, F, or R.


FEATURES

- **Address access time:**
 N82HS137: 45ns max
 S82HS137: 70ns max
- **Power dissipation:** 13mW/bit typ
- **Input loading:**
 N82HS137: -100µA max
 S82HS137: -150µA max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC}	+7	Vdc
V _{IN}	+5.5	Vdc
V _O	+5.5	Vdc
T _A		°C
T _{STG}	Operating	
	Storage	
	N82HS137	0 to +75
	S82HS137	-55 to +125
		-65 to +150

C ELECTRICAL CHARACTERISTICS N82HS137: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS137: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TEST CONDITIONS	N82HS137			S82HS137			UNIT
		Min	Typ ²	Max	Min	Typ	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp			.85			.80	V
V_{OL} V_{OH}	Output voltage Low High			0.45			0.5	V
I_{IL} I_{IH}	Input current Low High			-100 40			-150 50	μA
$I_{O(OFF)}$	Output current Hi-Z state			40			60	μA
I_{OS}	Short circuit			-40 40 -70			-60 60 -85	μA μA mA
I_{CC}	V_{CC} supply current			85 140			150	mA
C_{IN} C_{OUT}	Capacitance Input Output			5 8			5 8	pF

C ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$
 N82HS137: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S137; S82S137A: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TO	FROM	N82HS137			S82HS137			UNIT
			Min	Typ ²	Max	Min	Typ	Max	
T_{AA} T_{CE}	Access time Output Output	Address Chip enable		35 15	45 30			70 40	ns
T_{CD}	Disable time Output	Chip disable		15	30			40	ns

¹ie Positive current is defined as into the terminal referenced.
²Typicals are at Room Temperature 5V.

EST LOAD CIRCUIT



VOLTAGE WAVEFORM



BIPOLAR MEMORY

DESCRIPTION

The 82S180 and 82S181 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S180 and 82S181 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 4 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of work expansion in bused organizations.

The 82S180 and 82S181 are available in both the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S180/181 I, F or N, and for the military temperature range (-55°C to +125°C) specify S82S180/181, R, F, G, I.


FEATURES

- **Address access time:**
N82S180/181: 70ns max
S82S180/181: 90ns max
- **Power dissipation: 85µW/bit typ**
- **Input loading:**
N82S180/181: -100µA max
S82S180/181: -150µA max
- **On-chip address decoding**
- **Output options:**
82S180: Open collector
82S181: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**



APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
V _O Off-state (82S181)	+5.5	
T _A Temperature range		°C
Operating	0 to +75	
N82S180/181	-55 to +125	
S82S180/181		
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82S181			S82S181			UNIT
		Min	Typ ³	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp							V
		2.0	-0.8	-1.2	2.0		-1.2	
	$I_{IN} = -18\text{mA}$							
V _{OL} V _{OH}	Output voltage Low High			0.45			0.5	V
	$\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$ $I_{OUT} = 9.6\text{mA}$ $I_{OUT} = -2\text{mA}$	2.4			2.4			
I _{IL} I _{IH}	Input current Low High							μA
	$V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40			-150 50	
I _{OLK} I _{O(OFF)} I _{OS}	Output current Leakage (82S180) Hi-Z state (82S181) Short circuit 82S181			40 40 -40			60 -60 60 -85	μA μA mA
	$\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{OUT} = 5.5\text{V}$ $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{OUT} = 5.5\text{V}$ $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{OUT} = 0.5\text{V}$ $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}, V_{OUT} = 0\text{V}$ High Stored	-20		-70	-15			
I _{CC}	V _{CC} supply current		125	175			185	mA
	$\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$							
C _{IN} C _{OUT}	Capacitance Input Output		5 8			5 8		pF
	$\overline{CE}_{1,2} = \text{High}, V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$							


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$
 N82S181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S181			S82S181			UNIT
			Min	Typ ³	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Access time Output Output	Address Chip enable		50 20	70 40			90 50	ns
T _{CD}	Disable time Output	Chip disable		20	40			50	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of $1\mu\text{sec}$.
3. Typical values are $V_{CC} = 5\text{V}$, $T_A = +25$

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82HS181 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82HS181 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a NiCr link matrix.

This device includes on-chip decoding and 4 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of work expansion in bused organizations.

The 82HS181 is available in both the commercial and military temperature ranges. For the commercial temperature range (0° to +75°C) specify N82HS181 I, F or N, and for the military temperature range (-55°C to +125°C) specify S82HS181, R, F, G, I.


FEATURES

- Address access time:
N82HS181: 55ns max
S82HS181: 80ns max
- Power dissipation: 85μW/bit typ
- Input loading:
N82HS181 : -100μA max
S82HS181 : -150μA max
- On-chip address decoding
- Output options:
82HS181 : Tri-State
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible



APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
Off-state	+5.5	
T _A Temperature range		°C
Operating	0 to +75	
N82HS181	-55 to +125	
S82HS181		
T _{STG} Storage	-65 to +150	

PRELIMINARY DATA SHEET

82HS181-F,N,R,G,I

DC ELECTRICAL CHARACTERISTICS N82HS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82HS181:			S82HS181:			UNIT
		Min	Typ ³	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp $I_{IN} = -18\text{mA}$	2.0	-0.8	.85 -1.2	2.0		.80 -1.2	V
V _{OL} V _{OH}	Output voltage Low High $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$ $I_{OUT} = 9.6\text{mA}$ $I_{OUT} = -2\text{mA}$	2.4		0.45	2.4		0.5	V
I _{IL} I _{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40			-150 50	μA
I _{OLK} I _{O(OFF)} I _{OS}	Output current Hi-Z state Short circuit $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{OUT} = 5.5\text{V}$ $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{OUT} = 0.5\text{V}$ $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}, V_{OUT} = 0\text{V}$ High Stored	-20		40 -40 -70	-15		-60 60 -85	μA μA mA
I _{CC}	V _{CC} supply current $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$		125	175			185	mA
C _{IN} C _{OUT}	Capacitance Input Output $\overline{CE}_{1,2} = \text{High}, V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$
 N82HS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$; $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82HS181:			S82HS181:			UNIT
			Min	Typ ³	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Access time Output Output	Address Chip enable		45 20	55 35			80 45	ns
T _{CD}	Disable time Output	Chip disable		20	35			45	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of $1\mu\text{sec}$.
3. Typical values are $V_{CC} = 5\text{V}$, $T_A = +25$

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82LS181 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82LS181 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 4 on-chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bus organizations.

The 82LS181 is available in both the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82LS181, F or N, and for the military temperature range (-55°C to +125°C) specify S82LS181, F,G, or R.


FEATURES

- **Address access time:**
N82LS181: 120ns max
S82LS181: 180ns max
- **Power dissipation: 37µW/bit typ**
- **Input loading:**
N82LS181: -100µA max
S82LS181: -150µA max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**



APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
V _O Off-state (82LS181)	+5.5	
T _A Operating Temperature range		°C
T _A Operating N82LS181	0 to +75	
T _A Operating S82LS181	-55 to +125	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82LS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82LS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS	N82LS181			S82LS181			UNIT
		Min	Typ ²	Max	Min	Typ	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp $I_{IN} = -18\text{mA}$	2.0	-0.8	-1.2	2.0		-1.2	V
V_{OL} V_{OH}	Output voltage Low High $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$ $I_{OUT} = 4.8\text{mA}$ $I_{OUT} = -1\text{mA}$	2.4		0.45	2.4		0.5	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40			-150 50	μA
$I_{O(OFF)}$	Output current Hi-Z state $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}$ $V_{OUT} = 5.5\text{V}$ $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}$ $V_{OUT} = 0.5\text{V}$			-40 40			-60 60	μA
I_{OS}	Short circuit $\overline{CE}_{1,2} = \text{Low}, CE_{3,4} = \text{High}$, $V_{OUT} = 0\text{V}$ high stored	-10		-70	-10		-85	μA mA
I_{CC}	V_{CC} supply current $\overline{CE}_{1,2} = \text{High}, CE_{3,4} = \text{Low}, V_{CC} = 5.0\text{V}$		60	80			85	mA
C_{IN} C_{OUT}	Capacitance Input Output $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 1\text{k}\Omega$, $R_2 = 2\text{k}\Omega$, $C_L = 30\text{pF}$
 N82LS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82LS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82LS181			S82LS181			UNIT
			Min	Typ ²	Max	Min	Typ	Max	
T_{AA} T_{CE}	Access time Output Output	Address Chip enable		100 35	120 50			180 70	ns
T_{CD}	Disable time Output	Chip disable		35	50			70	ns


NOTES

1. Positive current is defined as into the terminal referenced. 2. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = +25^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82PS181 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82PS181 is programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include the decoding of 4 chip enable inputs for ease of memory expansion and also for the control of an on-chip power strobe. When the device is deselected not only are the device outputs turned off but a standby power mode reduces power dissipation over 95%. The three-state (82PS181) output organization is available for optimization of word expansion in bused memory structures.

The 82PS181 is available in both commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82PS181F or N, and for the military temperature range (-55°C to +125°C) specify S82PS181F,G,R.



FEATURES

- Address access time:
N82PS181: 70ns max
S82PS181: 90ns max
- Power dissipation: 85µW/bit typ
- Input loading:
N82PS181: -100µA max
S82PS181: -150µA max
- On-chip address decoding
- Output
82PS181: three-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible
- 6mA typ standby current


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
VOH	High	+5.5	
VO	Off-state (82PS181)	+5.5	
	Temperature range		°C
TA	Operating	0 to +75	
	N82PS181		
	S82PS181	-55 to +125	
TSTG	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS

N82PS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82PS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TEST CONDITIONS	N82PS181			S82PS181			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp $I_{IN} = -18\text{mA}$	2.0		.85 -1.2	2.0		.80 -1.2	V
V_{OL} V_{OH}	Output voltage Low High (82PS181)	2.4		0.45	2.4		0.5	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40			-150 50	μA
$I_{O(OFF)}$ I_{OS}	Output current Hi-Z state (82PS181) Short circuit (82PS181)	-20		-40 -70	-15		-60 -85	μA mA
I_{CCS} I_{CCW}	Standby V_{CC} supply current Powered up V_{CC} supply current $\overline{CE}_{1,2} = \text{High or } CE_{3,4} = \text{Low}$ $\overline{CE}_{1,2} = \text{Low, } CE_{3,4} = \text{High}$		9 140	185		9 140	185	mA
C_{IN} C_{OUT}	Capacitance Input Output $\overline{CE}_{1,2} = \text{High } CE_{3,4} = \text{Low}$ $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS


$R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$
 N82PS181: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75 \leq V_{CC} \leq 5.25\text{V}$
 S82PS181: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5 \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82PS181			S82PS181			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T_{AA} T_{CE}	Access time Output Output (Power up access time) ³	Address Chip enable		50	70 70		50 90 90	ns	
T_{CD}	Disable time Output	Chip disable		20	40		20 50	ns	

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



NOTES


1. Positive current is defined as into the terminal referenced.
2. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = +25^{\circ}\text{C}$.
3. Care should be taken to follow stated power supply and circuit layout considerations.

POWER SUPPLY AND CIRCUIT LAYOUT CONSIDERATIONS

A device power up sequence is initiated by on-chip circuitry in response to a true chip select assertion. When the memory is deselected, I_{CC} idles at a standby current of I_{CCS} , and then increases to I_{CCP} during power up. Because the transition from standby to full power operation is very rapid ($4A/\mu S$), the system power supply must be designed to handle an effective step surge in current equal to $I_{CCP}-I_{CCS}$; or about 155mA. If this surge is not properly treated, not only in power supply design, but in circuit board layout and device power supply bypassing, glitches on the GND and V_{CC} rails could result. These transients delay the settling of on-chip address decode circuits, which functionally extends the device's power up access time, T_{CE} , beyond that which is specified as maximum.

It is recommended that all printed circuit board traces supplying device V_{CC} and GND levels maximize their trace widths to reduce in-line inductance. Ideally separate power and ground planes should be incorporated into the PCB to not only provide low inductance power supply connections but also to add a high frequency uniform power supply bypass. In addition to this, each device should be bypassed from V_{CC} to GND with $0.1\mu F$ high frequency capacitor. Capacitor connections should be made as close to the device's pins as physically possible.

I_{CCW} (MAX) is the maximum steady state current of enabled operation. Upon disable the I_{CC} surges (25ns) to a value which is about 20% above I_{CCW} and then decreases to I_{CCS} with a slew rate of $5A/\mu S$.



(12% Low resistors)

(All outputs are on when enabled)

PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^\circ C$


PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP}	Power supply voltage To program ¹				V
V_{CCH} V_{CCL}	Verify limit Upper Lower	5.3 4.3	5.5 4.5	5.7 4.7	V
V_S I_{CCP}	Verify threshold ² Programming supply current	1.4 300	1.5	1.6 450	V mA
V_{IH} V_{IL}	Input voltage High Low	2.4 0	0.4	5.5 0.8	V
I_{IH} I_{IL}	Input current High Low			50 -500	μA
V_{OUT}	Output programming voltage ³	16.0	17.0	18.0	V
I_{OUT}	Output programming current	180	200	220	mA
T_R	Output pulse rise time	10		50	μs
t_p	CE programming pulse width	0.3	0.4	0.5	ms
t_D	Pulse sequence delay	10			μs
T_{PR}	Programming time			12	sec
T_{PSI}	Initial programming pause	6			sec
T_{PR}	Programming duty cycle ⁴			50	%
$T_{PR}+T_{PS}$ F_L	Fusing attempts per link			2	cycle

NOTES

- Bypass V_{CC} to GND with a $0.01\mu F$ capacitor to reduce voltage spikes.
- V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the $17 \pm 1V$ output voltage is maintained during the entire fusing cycle.
- Programming duty cycle is 50% after continuous programming at 100% duty cycle.
- This is an updated method of programming and does not obsolete any programming systems presently being used.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = \text{High}$, $\overline{CE}_2 = \text{Low}$, $\overline{CE}_3 = \text{High}$ and $\overline{CE}_4 = \text{High}$.
2. Select the Address to be programmed, and raise V_{CC} to $V_{CCP} = 8.75 \pm .25V$.
3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
4. After $10\mu s$ delay, pulse the \overline{CE}_1 input to logic low for 0.3 to 0.5ms.
5. After $10\mu s$ delay, remove $+17V$ from the programmed output.
6. To verify programming, after $10\mu s$ delay, lower V_{CC} to $V_{CCH} = +5.5 \pm .2V$, and apply a logic low level to the \overline{CE}_1 input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL}
7. Raise V_{CC} to $V_{CCP} = 8.75 \pm .25V$, and repeat steps 3 through 6 to program other bits at the same address.
8. After $10\mu s$ delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE

DESCRIPTION

The 82S2708 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S2708 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 1 chip enable input for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

The 82S2708 is available only in the military temperature range. For the military temperature range (-55°C to +125°C) specify S82S2708, F or R.

Pins 21, 19 and 18 have no internal connections, therefore -5V, +12 and programming voltages used by MOS devices will have no effect on this bipolar device.


FEATURES

- **Address access time:**
S82S2708: 90ns max
- **Power dissipation:** 85µW/bit typ
- **Input loading:**
S82S2708: -150µA max
- **Chip enable input**
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Pin for pin replacement for 2708 EROM**
- **Fully TTL compatible**

APPLICATIONS

- **Prototyping/volume production**
- **Sequential controllers**
- **Microprogramming**
- **Hardwired algorithms**
- **Control store**
- **Random logic**
- **Code conversion**


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _{OH} Output voltage High	+5.5	Vdc
V _O Output voltage Off-state	+5.5	Vdc
T _A Temperature range Operating		°C
S82S2708	-55 to +125	
T _{STG} Storage	-65 to +150	

PIN CONFIGURATION



BIPOLAR MEMORY

DC ELECTRICAL CHARACTERISTICS S82S2708: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	S82S2708			UNIT
		Min	Typ	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp $I_{IN} = -18\text{mA}$	2.0		80 -1.2	V
V_{OL} V_{OH}	Output voltage Low High $\overline{CE} = \text{Low}$ $I_{OUT} = 9.6\text{mA}$ $I_{OUT} = -2.0\text{mA}$	2.4		0.5	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-150 50	μA
$I_{O(OFF)}$ I_{OS}	Output current Hi-Z state Short circuit $\overline{CE} = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE} = \text{Low}, V_{OUT} = 0\text{V}, \text{Stored High}$			-60 60 -85	μA mA
I_{CC}	V_{CC} supply current			185	mA
C_{IN} C_{OUT}	Capacitance Input Output $\overline{CE} = \text{High}$ $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$
S82S2708: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	S82S2708			UNIT
			Min	Typ	Max	
T_{AA} T_{CE}	Access time Output Output	Address Chip enable			90 50	ns
T_{CD}	Disable time Output	Chip disable			50	ns


NOTES

1. Positive current is defined as into the terminal referenced.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82S183 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The standard 82S183 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs while holding Strobe high. In this mode the output drivers are controlled solely by \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 lines.

A D-type latch is used to enable the tri-state output drivers. In the Latched Read mode, outputs are held in their previous state (high, low, or high Z) as long as Strobe is low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.



The 82S183 is available in both the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S183, for F or N, and for the military temperature range (-55°C to 125°C) specify S82S183, F, G or R.

FEATURES

- **Address access time:**
N82S183: 60ns max
S82S183: 90ns max
- **Power dissipation:** 85 μ W/bit typ
- **Input loading:**
N82S183: -100 μ A max
S82S183: -150 μ A max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

APPLICATIONS

- Prototyping / volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION**BLOCK DIAGRAM**

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
T _A	Temperature range		°C
	Operating	0 to +75	
	N82S183	-55 to +125	
T _{STG}	S82S183	-65 to +150	
	Storage		

DC ELECTRICAL CHARACTERISTICS N82S183: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S183: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ⁴	N82S183			S82S183			UNIT
		Min	Typ ⁶	Max	Min	Typ	Max	
V _{IL}	Input voltage Low	2.0	-0.8	.85 -1.2	2.0		.8 -1.2	V
V _{IH}	High							
V _{IC}	Clamp							
	I _{IN} = -18mA							
V _{OL}	Output voltage Low			0.45 2.4			0.5	V
V _{OH}	High							
	CE _{1,2} = Low, CE ₃ = Strobe = High I _{OUT} = 9.6mA I _{OUT} = -2.0mA							
I _{IL}	Input current ⁴ Low	25		-100 25			-150 50	μA
I _{IH}	High							
	V _{IN} = 0.45V V _{IN} = 5.5V							
I _{O(OFF)}	Output current ⁴ Hi-Z state	-20		40 -40 -70	-15		100 -100 -85	μA mA
I _{OS}	Short circuit ¹							
	CE = High or CE = Low, V _{OUT} = 5.5V CE = High or CE = Low, V _{OUT} = 0.5V CE = Low, CE = High, V _{OUT} = 0V, High stored							
I _{CC}	V _{CC} supply current		130	175			185	mA
C _{IN}	Capacitance Input		5			5		pF
C _{OUT}	Output							
	CE _{1,2} = High or CE ₃ = Low, V _{CC} = 5.0 V _{IN} = 2.0V V _{OUT} = 2.0V							

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
 N82S183: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S183: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TO	FROM	TEST CONDITIONS	N82S183			S82S183			UNIT
				Min	Typ ⁶	Max	Min	Typ	Max	
T _{AA}	Output	Address	Latched or transparent read		45	60			90	ns
T _{CE}										
T _{CD}	Output	Chip disable	Latched or transparent read		25	40			50	ns
T _{CDS}	Output	Chip enable	Latched read only	40			50			ns
T _{CDH}										
T _{ADH}	Output	Address		0			5			
T _{SW}			Latched read only	30	15		40			ns
T _{SL}			Latched read only	60	35		90			ns
T _{DL}			Latched read only			30			35	ns

NOTES on following page.


NOTES

1. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in high state.
2. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear T_{AA} nanoseconds after the address has changed the T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an off or high impedance state after it has been enabled.
3. In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.
4. Positive current is defined as into the terminal referenced.
5. Areas shown by crosshatch are latched data from previous address.
6. Typical values are at $V_{CC} = 5V, T_A = 25^\circ C$



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS



DESCRIPTION


The 82S185 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The standard 82S185 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 1 chip enable input for memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.


The 82S185 device is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S185, I, F, N, and for the military temperature range (-55°C to +125°C) specify S82S185, I, F, or R.

FEATURES

- **Low power dissipation:** 50 μ W/bit typ
- **Address access time:**
N82S185: 100ns max
S82S185: 115ns max
- **Input loading:**
N82S185: -100 μ A max
S82S185: -150 μ A max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _O	Output voltage		Vdc
V _O	Off-state	+5.5	
T _A	Temperature range		°C
	Operating	0 to +75	
	N82S185	-55 to +125	
	S82S185	-65 to +150	
T _{STG}	Storage		

BLOCK DIAGRAM

DC ELECTRICAL CHARACTERISTICS N82S185: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S185: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ^{1,2}	N82S185			S82S185			UNIT
		Min	Typ ⁵	Max	Min	Typ	Max	
Input voltage ¹ V _{IL} Low V _{IH} High V _{IC} Clamp	I _{IN} = -18mA	2.0		.85	2.0		.80	V
			-0.8	-1.2			-1.2	
Output voltage ¹ V _{OL} Low V _{OH} High	$\overline{\text{CE}}$ = Low			0.45			0.5	V
	I _{OUT} = 16mA I _{OUT} = -2mA	2.4			2.4			
Input current I _{IL} Low I _{IH} High	V _{IN} = 0.45V			-100			-150	μA
	V _{IN} = 5.5V			40			50	
Output current I _O (OFF) Hi-Z state I _{OS} Short circuit ³	$\overline{\text{CE}}$ = High, V _{OUT} = 0.5V			-40			-60	μA
	$\overline{\text{CE}}$ = High, V _{OUT} = 5.5V			40			60	
I _{CC} V _{CC} supply current	$\overline{\text{CE}}$ = Low, V _{OUT} = 0V High Stored	-20		-70	-15		-85	mA
Capacitance C _{IN} Input C _{OUT} Output	$\overline{\text{CE}}$ = High, V _{CC} = 5.0V							pF
	V _{IN} = 2.0V V _{OUT} = 2.0V		5			5		
			8			8		


AC ELECTRICAL CHARACTERISTICS R₁ = 270 Ω , R₂ = 600 Ω , C_L = 30pF
 N82S185: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S185: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S185			S82S185			UNIT
			Min	Typ ⁵	Max	Min	Typ	Max	
Access time T _{AA} ⁴ T _{CE}	Output Output	Address		70	100			115	ns
		Chip enable		30	40			50	
Disable time T _{CD}	Output	Chip disable		30	40			50	ns


NOTES

- All voltage values are with respect to network ground terminal.
- Positive current is defined as into the terminal referenced.
- Duration of the short circuit should not exceed 1 second.
- Tested at an address cycle time of 1 μsec .
- All typical values are at I_{CC} 50, T_A = 25 $^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PRELIMINARY DATA SHEET

82HS185-I,F,N,R

DESCRIPTION


The 82HS185 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The standard 82HS185 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.


The 82HS185 device is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82HS185, I, F N, and for the military temperature range (-55°C to +125°C) specify S82HS185, I, F, or R.

FEATURES

- **Low power dissipation:** 50 μ W/bit typ
- **Address access time:**
N82HS185: 60ns max
S82HS185: 80ns max
- **Input loading:**
N82HS185: -100 μ A max
S82HS185: -150 μ A max
- **On-chip address decoding**
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage	+5.5	Vdc
V _O Off-state	+5.5	Vdc
T _A Temperature range		°C
T _A Operating	0 to +75	
N82HS185	-55 to +125	
S82HS185	-65 to +150	
T _{STG} Storage	-65 to +150	

BLOCK DIAGRAM

DC ELECTRICAL CHARACTERISTICS N82HS185: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS185: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ^{1,2}	N82HS185			S82HS185			UNIT
		Min	Typ ⁵	Max	Min	Typ	Max	
Input voltage ¹ V _{IL} Low V _{IH} High V _{IC} Clamp	I _{IN} = -18mA	2.0		.85	2.0		.80	V
			-0.8	-1.2			-1.2	
Output voltage ¹ V _{OL} Low V _{OH} High	$\overline{\text{CE}}$ = Low I _{OUT} = 16mA			0.45			0.5	V
	I _{OUT} = -2mA	2.4			2.4			
Input current I _{IL} Low I _{IH} High	V _{IN} = 0.45V			-100			-150	μA
	V _{IN} = 5.5V			40			50	
Output current I _O (OFF) Hi-Z state I _{OS} Short circuit ³	$\overline{\text{CE}}$ = High, V _{OUT} = 0.5V			-40			-60	μA
	$\overline{\text{CE}}$ = High, V _{OUT} = 5.5V			40			60	
I _{CC} V _{CC} supply current	$\overline{\text{CE}}$ = Low, V _{OUT} = 0V High Stored	-20		-70	-15		-85	mA
Capacitance C _{IN} Input C _{OUT} Output	$\overline{\text{CE}}$ = High, V _{CC} = 5.0V							pF
	V _{IN} = 2.0V V _{OUT} = 2.0V		5			5		
			8			8		


AC ELECTRICAL CHARACTERISTICS R₁ = 270 Ω , R₂ = 600 Ω , C_L = 30pF
 N82HS185: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS185: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S185			S82S185			UNIT
			Min	Typ ⁵	Max	Min	Typ	Max	
Access time T _{AA} ⁴ T _{CE}	Output	Address		45	60			80	ns
	Output	Chip enable		20	30			40	
Disable time T _{CD}	Output	Chip disable		20	30			40	ns


NOTES

1. All voltage values are with respect to network ground terminal.
2. Positive current is defined as into the terminal referenced.
3. Duration of the short circuit should not exceed 1 second.
4. Tested at an address cycle time of 1 μsec .
5. All typical values are at V_{CC} = 5V, T_A = 25 $^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82S191 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82S191 is supplied with all outputs at a logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 3 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

The 82S191 device is available in the commercial and military ranges. For the commercial temperature range (0°C to +75°C) specify N82S191, I, N, and for the military temperature range (-55°C to +125°C) specify S82S191, I, R or G.



FEATURES

- Address access time:
N82S191: 80ns max
S82S191: 100ns max
- Power dissipation : 40μW/bit typ
- Input loading:
N82S191: -100μA max
S82S191: -150μA max
- 3 chip enable inputs
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VO	Output voltage		Vdc
	Off-state	+5.5	
TA	Temperature range		°C
	Operating	0 to +75	
	N82S191		
	S82S191	-55 to +125	
TSTG	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S191: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S191: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ¹	N82S191			S82S191			UNIT
		Min	Typ ³	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp							V
		2.0	-0.8	-1.2	2.0		-1.2	
	I _{IN} = -18mA							
V _{OL} V _{OH}	Output voltage Low High							V
	\overline{CE}_1 = Low, CE _{2,3} = High I _{OUT} = 9.6mA I _{OUT} = -2mA	2.4		0.45	2.4		0.5	
I _{IL} I _{IH}	Input current Low High							μA
	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	
I _{O(OFF)} I _{OS}	Output current Hi-Z state Short circuit							μA mA
	\overline{CE}_1 = High, CE _{2,3} = Low, V _{OUT} = 0.5 \overline{CE}_1 = High, CE _{2,3} = Low, V _{OUT} = 5.5 \overline{CE}_1 = Low, CE _{2,3} = High, V _{OUT} = 0V			-40 40 -70			-60 60 -85	
I _{CC}	V _{CC} supply current		130	175			185	mA
C _{IN} C _{OUT}	Capacitance Input Output							pF
	\overline{CE}_1 = High, CE _{2,3} = Low, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
 N82S191: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S191: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TO	FROM	N82S191			S82S191			UNIT
			Min	Typ ³	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Access time Output Output	Address Chip enable		50 20	80 40			100 50	ns
T _{CD}	Disable time Output	Chip disable		20	40			50	ns

NOTES


1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of 1 μsec.
3. All typical values are at V_{CC} = 5.0, T_A = 25°C.

BIPOLAR MEMORY

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



DESCRIPTION

The 82HS191 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The 82HS191 is supplied with all outputs at a logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 3 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

The 82HS191 device is available in the commercial and military ranges. For the commercial temperature range (0°C to +75°C) specify N82HS191, I, N, and for the military temperature range (-55°C to +125°C) specify S82HS191, I, R or G.



FEATURES

- Address access time:
N82HS191: 60ns max
S82HS191: 80ns max
- Power dissipation: 20µW/bit typ
- Input loading:
N82HS191: -100µA max
S82HS191: -150µA max
- 3 chip enable inputs
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Output voltage		Vdc
V _O Off-state	+5.5	
T _A Temperature range		°C
Operating	0 to +75	
N82HS191		
S82HS191	-55 to +125	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82HS191: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS191: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82HS191			S82HS191			UNIT
		Min	Typ ³	Max	Min	Typ	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0		.80 -1.2	V
V _{OL} V _{OH}	Output voltage Low High CE ₁ = Low, CE _{2,3} = High I _{OUT} = 9.6mA I _{OUT} = -2mA	2.4		0.45	2.4		0.5	V
I _{IL} I _{IH}	Input current Low High V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μA
I _{O(OFF)} I _{OS}	Output current Hi-Z state Short circuit CE ₁ = High, CE _{2,3} = Low, V _{OUT} = 0.5 CE ₁ = High, CE _{2,3} = Low, V _{OUT} = 5.5 CE ₁ = Low, CE _{2,3} = High, V _{OUT} = 0V			-40 40			-60 60 -85	μA mA
I _{CC}	V _{CC} supply current		130	175			185	mA
C _{IN} C _{OUT}	Capacitance Input Output CE ₁ = High, CE _{2,3} = Low, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
 N82HS191: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82HS191: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82HS191			S82HS191			UNIT
			Min	Typ ³	Max	Min	Typ	Max	
T _{AA} ² T _{CE}	Access time Output Output	Address Chip enable		50 20	60 35			80 45	ns
T _{CD}	Disable time Output	Chip disable		20	35			45	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Tested at an address cycle time of 1 μsec.
3. All typical values are at V_{CC} = 5V, T_A = 25°C.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high (Fp) or true active-low (\bar{F}_p). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101, F or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101, F or G, I, R.

LOGIC FUNCTION

Typical Product Term:

$$P_0 = I_0 \cdot I_1 \cdot I_2 \cdot I_5 \cdot I_{13}$$

Typical Output Functions: @ $\bar{CE} = 0$:

$$F_0 = (P_0 + P_1 + P_2) @ L = \text{Closed}$$

$$F_0 = (\bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2) @ L = \text{Open}$$

NOTE

For each of the 8 outputs, either the function Fp (active-high) or \bar{F}_p (active low) is available, but not both. The required function polarity is programmed via link (L).


FEATURES

- **Field programmable (Ni-Cr link)**
- **Input variables: 16**
- **Output functions: 8**
- **Product terms: 48**
- **Address access time:**
S82S100/101—80ns Max
N82S100/101—50ns Max
- **Power dissipation: 600mW typ**
- **Input loading:**
S82S100/101: -150µA Max
N82S100/101: -100µA Max
- **Chip enable input**
- **Output option:**
82S100: Tri-state
82S101: Open collector
- **Output disable function:**
Tri-state—Hi-Z
Open collector—HI

APPLICATIONS

- **CRT display systems**
- **Random logic**
- **Code conversion**
- **Peripheral controllers**
- **Function generators**
- **Look-up and decision tables**
- **Microprogramming**
- **Address mapping**
- **Character generators**
- **Sequential controllers**
- **Data security encoders**
- **Fault detectors**
- **Frequency synthesizers**


PIN CONFIGURATION



TRUTH TABLE

MODE	P _n	\bar{CE}	Sr ? I(P _n)	F _p	\bar{F}_p
Disabled (82S101)		1	X	1	1
Disabled (82S100)	X			Hi-Z	Hi-Z
Read	1	0	Yes	1	0
	0	0		0	1
	X	0	No	0	1

LOGIC DIAGRAM




BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

FPLA LOGIC DIAGRAM



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

ABSOLUTE MAXIMUM RATINGS¹

THERMAL RATINGS

PARAMETER	RATING		UNIT
	Min	Max	
V _{CC} Supply voltage		+7	Vdc
V _{IN} Input voltage		+5.5	Vdc
V _{OUT} Output voltage		+5.5	Vdc
I _{IN} Input currents	-30	+30	mA
I _{OUT} Output currents		+100	mA
Temperature range			°C
T _A Operating			
N82S100/101	0	+75	
S82S100/101	-55	+125	
T _{STG} Storage	-65	+150	

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS N82S100/101: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S100/101: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S100/101			S82S100/101			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IH} Input voltage ³ High	V _{CC} = Max	2			2			V
V _{IL} Low	V _{CC} = Min			0.85			0.8	
V _{IC} Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -18mA		-0.8	-1.2		-0.8	-1.2	
V _{OH} Output voltage High (82S100) ^{3,5}	V _{CC} = Min I _{OH} = -2mA	2.4			2.4			V
V _{OL} Low ^{3,6}	I _{OL} = 9.6mA		0.35	0.45		0.35	0.50	
I _{IH} Input current High	V _{IN} = 5.5V		<1	25		<1	50	μA
I _{IL} Low	V _{IN} = 0.45V		-10	-100		-10	-150	
I _{OLK} Output current Leakage ⁷	\overline{CE} = High, V _{CC} = Max V _{OUT} = 5.5V		1	40		1	60	μA
I _{O(OFF)} Hi-Z state (82S100) ⁷	V _{OUT} = 5.5V		1	40		1	60	μA
I _{OS} Short circuit (82S100) ^{4,8}	V _{OUT} = 0.45V \overline{CE} = Low, V _{OUT} = 0V	-20	-1	-40	-15	-1	-60	mA
I _{CC} V _{CC} supply current ⁹	V _{CC} = Max		120	170		120	180	mA
C _{IN} Capacitance ⁷ Input	\overline{CE} = High, V _{CC} = 5.0V V _{IN} = 2.0V		8			8		pF
C _{OUT} Output	V _{OUT} = 2.0V		17			17		

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
N82S100/101: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S100/101: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S100/101			S82S100/101			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T _{IA} Access time Input	Output	Input		35	50		35	80	ns
T _{CE} Chip enable	Output	Chip enable		15	30		15	50	
T _{CD} Disable time Chip disable	Output	Chip enable		15	30		15	50	ns

NOTES on following page.

BIPOLAR MEMORY



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**


NOTES

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation of the device specifications is not implied.
2. All voltage values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
3. All voltage values are with respect to network ground terminal.
4. Test one at a time.
5. Measured with V_{IL} applied to \overline{CE} and a logic high stored.
6. Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to V_{CC} .
7. Measured with V_{IH} applied to \overline{CE} .
8. Duration of short circuit should not exceed 1 second.
9. I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

TEST LOAD CIRCUIT



TIMING DIAGRAM



TIMING DEFINITIONS

- T_{CE} Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- T_{CD} Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).
- T_{IA} Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

1. All internal Ni-Cr links are intact.
2. Each product term (P-term) contains both true and complement values of every input variable I_m (P-terms always logically "false").

3. The "OR" Matrix contains all 48-P-terms.
4. The polarity of each output is set to active high (Fp function).
5. All outputs are at a low logic level.

RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

Output Polarity

PROGRAM ACTIVE LOW (Fp FUNCTION)

Program output polarity before programming "AND" matrix and "OR" matrix. Program 1 output at the time. (L) links of unused outputs are not required to be fused.

1. Set FE (pin 1) to V_{FEL} .
2. Set V_{CC} (pin 28) to V_{CC} .
3. Set \overline{CE} (pin 19), and I_0 through I_{15} to V_{IH} .
4. Apply V_{OPH} to the appropriate output, and remove after a period t_p .
5. Repeat step 4 to program other outputs.

VERIFY OUTPUT POLARITY

1. Set FE (pin 1) to V_{FEL} ; set V_{CC} (pin 28) to V_{CC} .
2. Enable the chip by setting \overline{CE} (pin 19) to V_{IL} .
3. Address a non-existent P-term by applying V_{IH} to all inputs I_0 through I_{15} .
4. Verify output polarity by sensing the logic state of outputs F_0 through F_7 . All outputs at a high logic level are programmed active low (Fp function), while all outputs at a low logic level are programmed active high (\overline{F}_P function).
5. Return V_{CC} to V_{CCP} or V_{CCL} .

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

“AND” Matrix

PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

1. Set FE (pin 1) to V_{FEL} , and V_{CC} (pin 28) to V_{CCP} .
2. Disable all device outputs by setting \overline{CE} (pin 19) to V_{IH} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 with F_0 as LSB. Use standard TTL logic levels V_{OHF} and V_{OLF} .
- 5a. If the P-term contains neither I_0 nor $\overline{I_0}$ (input is a Don't Care), fuse both I_0 and $\overline{I_0}$ links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I_0 , set to fuse the $\overline{I_0}$ link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step 6.
- 5c. If the P-term contains $\overline{I_0}$, set to fuse the I_0 link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step 6.
- 6a. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH} .
- 6b. After t_D delay, pulse the \overline{CE} input from V_{IH} to V_{IX} for a period t_p .
- 6c. After t_D delay, return FE input to V_{FEL} .
7. Disable programmed input by returning I_0 to V_{IX} .
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove V_{IX} from all input variables.

VERIFY INPUT VARIABLE

1. Set FE (pin 1) to V_{FEL} ; set V_{CC} (pin 28) to V_{CCP} .
2. Enable F_7 output by setting \overline{CE} to V_{IX} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 .

5. Interrogate input variable I_0 as follows:
 - A. Lower the input voltage at I_0 from V_{IX} to V_{IH} , and sense the logic state of output F_7 .
 - B. Lower the input voltage at I_0 from V_{IH} to V_{IL} , and sense the logic state output F_7 .

The state of I_0 contained in the P-term is determined in accordance with the following truth table:

		INPUT VARIABLE STATE CONTAINED IN P-TERM	
I_0	F_7		
0	1	$\overline{I_0}$	
1	0	I_0	
0	0	Don't Care	
1	1	Don't Care	
0	1	Don't Care	
1	1	Don't Care	
0	0	$(I_0), (\overline{I_0})$	
1	0	$(I_0), (\overline{I_0})$	

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

6. Disable verified input by returning I_0 to V_{IX} .
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove V_{IX} from all input variables.

“OR” MATRIX

PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All P_n links in the “OR” matrix corresponding to unused outputs and unused P-terms are not required to be fused.

1. Set FE (pin 1) to V_{FEL} .
2. Disable the chip by setting \overline{CE} (pin 19) to V_{IH} .
3. After t_D delay, set V_{CC} (pin 28) to V_{CCS} , and inputs I_6 through I_{15} to V_{IH} , V_{IL} , or V_{IX} .
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

variables I_0 through I_5 , with I_0 as LSB.

- 5a. If the P-term is contained in output function F_0 ($F_0 = 1$ or $\overline{F_0} = 0$), got to step 6, (fusing cycle not required).
- 5b. If the P-term is **not** contained in output function F_0 ($F_0 = 0$ or $\overline{F_0} = 1$), set to fuse the P_n link by forcing output F_0 to V_{OPF} .
- 6a. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH} .
- 6b. After t_D delay, pulse the \overline{CE} input from V_{IH} to V_{IX} for a period t_p .
- 6c. After t_D delay, return FE input to V_{FEL} .
- 6d. After t_D delay, remove V_{OPF} from output F_0 .
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove V_{CCS} from V_{CC} .

VERIFY PRODUCT TERM

1. Set FE (pin 1) to V_{FEL} .
2. Disable the chip by setting \overline{CE} (pin 19) to V_{IH} .
3. After t_D delay, set V_{CC} (pin 28) to V_{CCS} , and inputs I_6 through I_{15} to V_{IH} , V_{IL} , or V_{IX} .
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I_0 through I_5 .
5. After t_D delay, enable the chip by setting \overline{CE} (pin 19) to V_{IL} .
6. To determine the status of the P_n link in the “OR” matrix for each output function F_p or $\overline{F_p}$, sense the state of outputs F_0 through F_7 . The status of the link is given by the following truth table:


OUTPUT		P-TERM LINK
Active High (F_p)	Active Low ($\overline{F_p}$)	
0	1	Fused Present
1	0	

7. Repeat steps 4 through 6 for all other P-terms.
8. Remove V_{CCS} from V_{CC} .


OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28


OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



"AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



"OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

PROGRAMMING SYSTEM SPECIFICATIONS¹ (T_A = +25°C)

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{CCS}	V _{CC} supply (program/verify "OR", verify output polarity) ²	I _{CCS} = 550mA. min. Transient or steady state			V
V _{CCCL}	V _{CC} supply (program output polarity)	0	0.4	0.8	V
I _{CCS}	I _{CC} limit (program "OR")	550		1,000	mA
V _{OPH}	Output voltage	I _{OPH} = 300 ± 25mA			V
V _{OPL}	Program output polarity ³ Idle	16.0	17.0	18.0	
		0	0.4	0.8	
I _{OPH}	Output current limit (Program output polarity)	V _{OPH} = +17 ± 1V			mA
		275	300	325	
V _{IH}	Input voltage				V
V _{IL}	High	2.4		5.5	
	Low	0	0.4	0.8	
I _{IH}	Input current	V _{IH} = +5.5V			μA
I _{IL}	High	V _{IL} = 0V			
	Low			50	
				-500	
V _{OHF}	Forced output voltage				V
V _{OLF}	High	2.4		5.5	
	Low	0	0.4	0.8	
I _{OHF}	Output current	V _{OHF} = +5.5V			μA
I _{OLF}	High	V _{OLF} = 0V			
	Low			100	
				-1	mA
V _{Ix}	\overline{CE} program enable level	9.5	10	10.5	V
I _{Ix1}	Input variables current	V _{Ix} = +10V			10
I _{Ix2}	\overline{CE} input current	V _{Ix} = +10V			10
V _{FEH}	FE supply (program) ³	16.0	17.0	18.0	V
		I _{FEH} = 300 ± 25mA, Transient or steady state			
V _{FEL}	FE supply (idle)	1.25	1.5	1.75	V
I _{FEH}	FE supply current limit	I _{FEL} = -1mA. max			
V _{CCP}	V _{CC} supply (program/verify "AND")	275	300	325	mA
		V _{FEH} = +17 ± 1V			
I _{CCP}	I _{CC} limit (program "AND")	4.75	5.0	5.25	V
		I _{CCP} = 550mA. min. Transient or steady state			
V _{OPF}	Forced output (program)	550		1,000	mA
I _{OPF}	Output current (program)	V _{CCP} = +5.0 ± .25V			
T _R	Output pulse rise time	9.5	10	10.5	V
t _P	\overline{CE} programming pulse width	10		10	mA
t _D	Pulse sequence delay	10		10	μs
T _{PR}	Programming time	10% to 90%			ms
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle	0.3	0.4	0.5	ms ⁵
F _L	Fusing attempts per link	10		10	μs
V _S	Verify threshold ⁴		0.6		ms
				50	%
				2	cycle
		1.4	1.5	1.6	V

NOTES

1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
2. Bypass V_{CC} to GND with a 0.01μf capacitor to reduce voltage spikes.
3. Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. V_S is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
5. These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term S_r , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


EX-OR ARRAY-(F)



“AND” ARRAY - (I)



“OR” ARRAY - (F)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n .
2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

FPLA PROGRAM TABLE (Logic)

<p style="text-align: center;">THIS PORTION TO BE COMPLETED BY SIGNETICS</p> <p>CUSTOMER NAME _____</p> <p>PURCHASE ORDER # _____</p> <p>SIGNETICS DEVICE # _____</p> <p>TOTAL NUMBER OF PARTS _____</p> <p>PROGRAM TABLE # _____</p> <p>REV _____ DATE _____</p> <p>CF (XXXX) _____</p> <p>CUSTOMER SYMBOLIZED PART # _____</p> <p>DATE RECEIVED _____</p> <p>COMMENTS _____</p>	PROGRAM TABLE ENTRIES																								
	INPUT VARIABLE			OUTPUT FUNCTION				OUTPUT ACTIVE LEVEL																	
	I _m	$\overline{I_m}$	Don't Care	Prod. Term Present in F _P		Prod. Term Not Present in F _P		Active High	Active Low																
	H	L	— (dash)	A		• (period)		H	L																
NOTE Enter (-) for unused inputs of used P-terms			NOTES 1 Entries independent of output polarity 2 Enter (A) for unused outputs of used P-terms				NOTES 1 Polarity programmed once only 2 Enter (H) for all unused outputs																		
PRODUCT TERM¹												ACTIVE LEVEL¹													
INPUT VARIABLE¹												OUTPUT FUNCTION¹													
NO	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
0																									
1																									
2																									
3																									
4																									
5																									
6																									
7																									
8																									
9																									
10																									
11																									
12																									
13																									
14																									
15																									
16																									
17																									
18																									
19																									
20																									
21																									
22																									
23																									
24																									
25																									
26																									
27																									
28																									
29																									
30																									
31																									
32																									
33																									
34																									
35																									
36																									
37																									
38																									
39																									
40																									
41																									
42																									
43																									
44																									
45																									
46																									
47																									

(1) Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

FPLA PROGRAM TABLE (Memory) 1,2

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____ REV _____ DATE _____	<p style="text-align: center;">THIS PORTION TO BE COMPLETED BY SIGNETICS</p> CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
--	--


SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	VAR ^{3,4}
·	600	·	500	·	400	·	300	·	200	·	100	I ₀
·	601	·	501	·	401	·	301	·	201	·	101	
·	602	·	502	·	402	·	302	·	202	·	102	
·	603	·	503	·	403	·	303	·	203	·	103	I ₁
·	604	·	504	·	404	·	304	·	204	·	104	
·	605	·	505	·	405	·	305	·	205	·	105	I ₂
·	606	·	506	·	406	·	306	·	206	·	106	
·	607	·	507	·	407	·	307	·	207	·	107	I ₃
·	608	·	508	·	408	·	308	·	208	·	108	
·	609	·	509	·	409	·	309	·	209	·	109	I ₄
·	60A	·	50A	·	40A	·	30A	·	20A	·	10A	
·	60B	·	50B	·	40B	·	30B	·	20B	·	10B	I ₅
·	60C	·	50C	·	40C	·	30C	·	20C	·	10C	
·	60D	·	50D	·	40D	·	30D	·	20D	·	10D	I ₆
·	60E	·	50E	·	40E	·	30E	·	20E	·	10E	
·	60F	·	50F	·	40F	·	30F	·	20F	·	10F	I ₇
·	610	·	510	·	410	·	310	·	210	·	110	
·	611	·	511	·	411	·	311	·	211	·	111	I ₈
·	612	·	512	·	412	·	312	·	212	·	112	
·	613	·	513	·	413	·	313	·	213	·	113	I ₉
·	614	·	514	·	414	·	314	·	214	·	114	
·	615	·	515	·	415	·	315	·	215	·	115	I ₁₀
·	616	·	516	·	416	·	316	·	216	·	116	
·	617	·	517	·	417	·	317	·	217	·	117	I ₁₁
·	618	·	518	·	418	·	318	·	218	·	118	
·	619	·	519	·	419	·	319	·	219	·	119	I ₁₂
·	61A	·	51A	·	41A	·	31A	·	21A	·	11A	
·	61B	·	51B	·	41B	·	31B	·	21B	·	11B	I ₁₃
·	61C	·	51C	·	41C	·	31C	·	21C	·	11C	
·	61D	·	51D	·	41D	·	31D	·	21D	·	11D	I ₁₄
·	61E	·	51E	·	41E	·	31E	·	21E	·	11E	
·	61F	·	51F	·	41F	·	31F	·	21F	·	11F	I ₁₅
·	620	·	520	·	420	·	320	·	220	·	120	F ₀
·	621	·	521	·	421	·	321	·	221	·	121	F ₁
·	622	·	522	·	422	·	322	·	222	·	122	F ₂
·	623	·	523	·	423	·	323	·	223	·	123	F ₃
·	624	·	524	·	424	·	324	·	224	·	124	F ₄
·	625	·	525	·	425	·	325	·	225	·	125	F ₅
·	626	·	526	·	426	·	326	·	226	·	126	F ₆
·	627	·	527	·	427	·	327	·	227	·	127	F ₇

NOTES:

1. All HEX addresses denote programmable links at Row-Sector locations as shown on the FPLA logic diagram. Sector data specifies the programmed state of fusible links coupling the indicated variable to designated sets of gates. These are sectioned from left to right in HIGH and LOW groups of 4, to which HEX data is assigned in accordance with the definitions below. The LOW group corresponds to least significant HEX digit.
2. Since memory programmers display a continuous address field, 7 "empty" address fields exist between program table sectors, such as (001-0FF), (128-1FF), (228-2FF), etc. The only entry allowed in these fields is "00".
3. Even row addresses in the AND array correspond to links *i*.
4. Odd row addresses in the AND array correspond to links *i*.

SECTOR DATA	ADDRESS	ACTIVE LEVEL
·	000	

TYPICAL TABLE ENTRY



MEMORY PROGRAMMING

The FPLA can also be programmed with Memory programming equipment, in conjunction with the FPLA logic diagram. With Memory programming, all links at the AND, OR, and EX-OR array cross-points are treated as memory locations with row-sector addresses. Rows are consecutively scanned while each sector addresses eight Product Terms P_n simultaneously. All necessary gate connections are first translated from the logic equations as "dot" connections at appropriate locations on the logic diagram. The "dot" connection pattern is then transferred to the corresponding Variable-Address locations on the Program Table using (0) = "dot", (1) = blank in a HEX format:

PROGRAMMING DEFINITIONS

LINK	STATUS	CODE
+ or *	CLOSED	0
—	OPEN	1

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28


TWX TAPE CODING

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:




A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

- 1. Customer Name _____
- 2. Customer TWX No. _____
- 3. Date _____
- 4. Purchase Order No. _____
- 5. Number of Program Tables _____
- 6. Total Number of Parts _____

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

- 1. Signetics Device No. _____
- 2. Program Table No. _____
- 3. Revision _____
- 4. Date _____
- 5. Customer Symbolized Part No. _____
- 6. Number of Parts _____

C. Program Table data blocks in Logic format are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following sequence:



Entries for the 3 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE		
I_m	\bar{I}_m	Don't Care
H	L	— (dash)

OUTPUT FUNCTION	
Product term present in Fp	Product term not present in Fp
A	• (period)

OUTPUT ACTIVE LEVEL	
Active high	Active low
H	L

NOTE

Enter (—) for unused inputs of used P-terms.

NOTES

- 1. Entries independent of output polarity.
- 2. Enter (A) for unused outputs of used P-terms.

NOTES

- 1. Polarity programmed once only.
- 2. Enter (H) for all unused outputs.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk (*).
- Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.


OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

D. Program Table data blocks in MEMORY format are initiated with an STX character, and terminated with an ETX character.

Carriage return and line feed can be interspersed to achieve any preferred teletype printout from tape.

The body of the data consists of address / data information in accordance with the following ASCII-HEX (Space) format. Address field delimiters may be used to skip over "empty" sector areas:





Entries in the data field are made in groups of 8 bits. These are specified with hexadecimal characters $W_M W_L$ followed by a space to separate sequential address entries. In each 8-bit word W_M specifies the most significant 4 bits and W_L designates the least significant 4 bits.

Other ASCII-HEX formats (Percent, Apostrophe, Comma, etc.) are also acceptable. To insure compatibility with other formats consult Signetics or your programmer manual.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

TYPICAL APPLICATIONS



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

DESCRIPTION

The 82S102 and 82S103 are Bipolar programmable AND/NAND gate array, containing 9 gates sharing 16 common inputs. On-chip input buffers enable the user to individually program for each gate either the True (I_m), Complement ($\overline{I_m}$), or Don't Care (X) logic state of each input. In addition, the polarity of each gate output is individually programmable to implement either AND or NAND logic functions.

Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its input variables, and output (DeMorgan theorem).

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S102 and 82S103 include chip-enable control for output strobing and inhibit. They feature either open collector or tri-state outputs for ease of expansion of input variables and application in bus-organized systems.

Both devices are available in the commercial and military temperature ranges. For the commercial range (0°C to +75°C) specify N82S102/103, F or N, and for the military range (-55°C to +125°C) specify S82S102/103, F, G, I, and R.


FEATURES

- Field programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip enable input
- I/O propagation delay:
N82S102/103: 35ns max
S82S102/103: 50ns max
- Power dissipation: 600mW typ
- Input loading:
N82S102/103: -100µA max
S82S102/103: -150µA max
- Output options:
82S102: Open collector
82S103: Tri-state
- Output disable function:
82S102: HI
82S103: HI-Z
- Fully TTL compatible

APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

PIN CONFIGURATION



LOGIC FUNCTION


Typical Output Functions @ $\overline{CE} = 0$:

At L = Open:
 $F_0 = (I_0 \cdot I_1 \cdot I_2 \cdot \dots \cdot I_m)$
 At L = Closed:
 $F_0 = (\overline{I_0} + \overline{I_1} + \overline{I_2} + \dots + \overline{I_m})$
 $m = 0, 1, 2, \dots, 15$

NOTES

For each of the 9 outputs, either the function F_p (active high) or $\overline{F_p}$ (active low) is available but not both. The required function polarity is programmed via link (L).


LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VOH	Output voltage		Vdc
VO	High (82S102)	+5.5	
VO	Off-state (82S103)	+5.5	
IIN	Input current	±30	mA
IOUT	Output current	+100	mA
TA	Temperature range		°C
TA	Operating		
TA	N82S102/103	0 to +75	
TA	S82S102/103	-55 to +125	
TSTG	Storage	-65 to +150	

FPGA LOGIC DIAGRAM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

DC ELECTRICAL CHARACTERISTICS N82S102/103: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
S82S102/103: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER ¹	TEST CONDITIONS	N82S102/103			S82S102/103			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low ¹ High ¹ Clamp ^{1,3}			0.85			0.8	V
V _{OL} V _{OH}	Output voltage Low ^{1,4} High (82S103) ^{1,5}		0.35	0.45		0.35	0.50	V
I _{IL} I _{IH}	Input current Low High		-10 <1	-100 25		-10 <1	-150 50	μA
I _{OLK} I _{O(OFF)}	Output current Leakage (82S102) ⁶ Hi-Z state (82S103) ⁶		1 1	40 40		1 1	60 60	μA
I _{OS}	Short circuit (82S103) ^{3,7}	-20		-70	-15		-85	mA
I _{CC}	V _{CC} supply current ⁸		120	170		120	180	mA
C _{IN} C _{OUT}	Capacitance Input Output ⁶		8 15			8 15		pF


AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
N82S102/103: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
S82S102/103: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S102/103			S82S103/103			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T _{IA} T _{CE}	Access time Input Chip enable	Output Output		20 15	35 30		20 15	55 45	ns
T _{CD}	Disable time Chip disable	Output		15	30		15	45	ns


NOTES

1. All voltage values are with respect to network ground terminal.
2. All typical values are at V_{CC} = 5V, T_A = 25°C.
3. Test each output one at a time.
4. Measured with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V_{CC}.
5. Measured with V_{IL} applied to CE and a logic high at the output.
6. Measured with V_{IH} applied to CE.
7. Duration of short circuit should not exceed 1 second.
8. I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



INPUT MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



VIRGIN DEVICE

The 82S102/103 are shipped in an unprogrammed state, characterized by:

1. All internal Ni-Cr links are intact.
2. Each gate contains both true and complement values of every input variable I_m (logic Null state).
3. The polarity of each output is set to active low (F_p function).
4. All outputs are at a high logic level.

RECOMMENDED PROGRAMMING PROCEDURE

To program each of 9 Boolean logic functions of 16 True, Complement, or Don't Care input variables follow the program/verify procedures for the Input Matrix and Output Polarity outlined below. To maximize recovery from programming errors, leave all links of unused gates intact.

SET-UP

Terminate all device outputs with a 10K Ω resistor to +5V.

Output Polarity

PROGRAM ACTIVE HIGH (F_p FUNCTION)

Program output polarity before programming inputs (for convenience). Program one output at a time. (L) links of unused outputs are not required to be fused.

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to V_{CCV} .
2. Disable all device outputs by setting \overline{CE} (pin 19) to V_{IH} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- A. Raise V_{CC} (pin 28) from V_{CCV} to V_{CCP} .
- B. After t_D delay, force output to be programmed to V_{OPF} .
- C. After t_D delay, pulse the \overline{CE} input from V_{IH} to V_{IX} for a period t_p .
- D. After t_D delay, remove V_{OPF} voltage source from output being programmed.
- E. After t_D delay, return V_{CC} (pin 28) to V_{CCV} , and verify.
- F. Repeat steps A through E for any other output.

VERIFY OUTPUT POLARITY

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to V_{CCV} .
2. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- A. After t_D delay, set the \overline{CE} input to V_{IL} .
- B. Verify output polarity by sensing the logic state of outputs F_0 through F_8 . All outputs at a low logic level are programmed active low (F_p function), while all outputs at a high logic level are programmed active high (F_p function).

Input Matrix

PROGRAM INPUT VARIABLE

Program one input at a time for one gate at a time. Input variable links of unused gates are not required to be fused. However, unused input variables must be programmed at Don't Care for all used gates.

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to V_{CCV} .
2. Disable all device outputs by setting \overline{CE} (pin 19) to V_{IH} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- A-1. If a gate contains neither I_0 nor $\overline{I_0}$ (input is a Don't Care), fuse both links by executing both steps A-2 and A-3, before continuing with step C.
- A-2. If a gate contains I_0 , set to fuse link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step B.
- A-3. If a gate contains $\overline{I_0}$, set to fuse link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step B.
- B-1. After t_D delay, raise V_{CC} from V_{CCV} to V_{CCP} .
- B-2. After t_D delay, force output of gate to be programmed to V_{OPF} .
- B-3. After t_D delay, pulse the \overline{CE} input from V_{IH} to V_{IL} for a period t_p .
- B-4. After t_D delay, remove V_{OPF} voltage source from output of gate being programmed.
- B-5. After t_D delay, return V_{CC} (pin 28) to V_{CCV} , and verify.
- C. Disable programmed input by returning I_0 to V_{IX} .
- D. Repeat steps A through C for all other input variables.
- E. Repeat steps A through D for all other gates to be programmed.
- F. Remove V_{IX} from all input variables.

VERIFY INPUT VARIABLE

Unambiguous verification of the logic state programmed for the inputs of each gate requires prior knowledge of its programmed output polarity. Therefore, the output polarity verify procedure must precede input variable verify.

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to V_{CCV} .
2. Enable all outputs by setting \overline{CE} (pin 19) to V_{IL} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- A. Interrogate input variable I_0 as follows: Lower the input voltage to I_0 from V_{IX} to V_{IL} , and sense the logic state of outputs F_0-8 .
- Raise the input voltage to I_0 from V_{IL} to V_{IH} and sense the logic state of outputs F_0-8 .

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

The state of I_0 contained in each gate is determined in accordance with the given truth table. Note that 2 tests are required to uniquely determine the state of the input variable contained in each gate.

- B. Disable verified input by returning I_0 to V_{IX} .
- C. Repeat steps A and B for all other input variables.
- D. Remove V_{IX} from all input variables.

TRUTH TABLE FOR INPUT VERIFICATION

I_0	F_p	\bar{F}_p	INPUT VARIABLE STATE
0	1	0	\bar{I}_0
1	0	1	I_0
0	0	1	I_0
1	1	0	
0	1	0	Don't care
1	1	0	
0	0	1	$(I_0), (\bar{I}_0)$
1	0	1	

PROGRAMMING SYSTEMS SPECIFICATIONS¹ $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
		Min	Typ	Max		
V_{CCP} V_{CC} supply Program ²	$I_{CCP} = 550\text{mA}$, min Transient or steady state	8.25	8.5	8.75	V	
V_{CCV} Verify		4.75	5.0	5.25		
I_{CCP} I_{CC} limit (program)	$V_{CCP} = +8.5 \pm .25\text{V}$, Transient or steady state $I_{OP} = 300 \pm 25\text{mA}$, Transient or steady state $V_{OP} = +17 \pm 1\text{V}$, Transient or steady state	550		1,000	mA	
V_{OPF} Forced output voltage ³ (program)		16.0	17.0	18.0	V	
I_{OPF} Output current (program)		275	300	325	mA	
V_{IH} Input voltage High		2.4		5.5	V	
V_{IL} Low		0	0.4	0.8		
I_{IH} Input current High	$V_{IH} = +5.5\text{V}$ $V_{IL} = 0\text{V}$			50	μA	
I_{IL} Low				-500		
V_{IX} \bar{CE} program enable level	$V_{IX} = +10\text{V}$ $V_{IX} = +10\text{V}$	9.5	10	10.5	V	
I_{IX1} Input variables current				10.0	mA	
I_{IX2} \bar{CE} input current				10.0	mA	
T_R Output pulse rise time	10% to 90%	10		50	μs	
t_P \bar{CE} programming pulse width		0.3	0.4	0.5	ms	
t_D Pulse sequence delay		10			μs	
T_{PR} Programming time			0.6		ms	
$\frac{T_{PR}}{T_{PR}+T_{PS}}$ Programming duty cycle					100	%
F_L Fusing attempts per link					2	cycle
V_S Verify threshold ⁴			1.4	1.5	1.6	V

NOTES

1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
2. Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
3. Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. V_S is the sensing threshold of a gate output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

LOGIC PROGRAMMING


In a virgin device all Ni-Cr links are intact. The initial programmed state of each gate is shown in the Typical Gate illustration.

The FPGA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table, the logic state or action of variables I and F associated with each gate G_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


TYPICAL GATE



EX-OR ARRAY - (F)



"AND" ARRAY - (I)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates G_n .
2. Any gate G_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

FPGA PROGRAM TABLE (Logic)

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____	<p style="text-align: center;"><i>THIS PORTION TO BE COMPLETED BY SIGNETICS</i></p> CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
---	--

- F₀ = _____
- F₁ = _____
- F₂ = _____
- F₃ = _____
- F₄ = _____
- F₅ = _____
- F₆ = _____
- F₇ = _____
- F₈ = _____

GATE ACTIVE LEVEL	INPUT VARIABLE																
	I ₁₅	I ₁₄	I ₁₃	I ₁₂	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	
F ₀	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F ₁	16	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F ₂	32	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
F ₃	48	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
F ₄	64	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
F ₅	80	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80
F ₆	96	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
F ₇	112	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
F ₈	128	143	142	141	140	139	138	137	136	135	134	133	132	131	130	129	128
Active-High = H Active-Low = L	I _m = H	\bar{I}_m = L	Don't Care = -														

NOTES

1. The number in each cell in the table denotes its address for programmers with a decimal address display.

FPGA PROGRAM TABLE (Memory)^{1,2}

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____ REV _____ DATE _____	THIS PORTION TO BE COMPLETED BY SIGNETICS CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
--	--

MEMORY PROGRAMMING

The FPGA can also be programmed with Memory programming equipment, in conjunction with the FPGA logic diagram. With Memory programming, all links at the AND and EX-OR array cross-points are treated as memory locations with row-sector addresses. Rows are consecutively scanned while each sector addresses eight gates G_n simultaneously. All necessary gate connections are first translated from logic equations as "dot" connections at appropriate locations on the logic diagram. The "dot" connection pattern is then transferred to the corresponding Variable-Address locations on the Program Table using (0) = "dot", (1) = blank in a HEX format:


SECTOR DATA	ADDRESS	ACTIVE LEVEL ³
:	000	F7-F0
0	001	F8

SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	VAR ^{4,5}
0	200	:	100	
0	201	:	101	I_0
0	202	:	102	
0	203	:	103	I_1
0	204	:	104	
0	205	:	105	I_2
0	206	:	106	
0	207	:	107	I_3
0	208	:	108	
0	209	:	109	I_4
0	20A	:	10A	
0	20B	:	10B	I_5
0	20C	:	10C	
0	20D	:	10D	I_6
0	20E	:	10E	
0	20F	:	10F	I_7
0	210	:	110	
0	211	:	111	I_8
0	212	:	112	
0	213	:	113	I_9
0	214	:	114	
0	215	:	115	I_{10}
0	216	:	116	
0	217	:	117	I_{11}
0	218	:	118	
0	219	:	119	I_{12}
0	21A	:	11A	
0	21B	:	11B	I_{13}
0	21C	:	11C	
0	21D	:	11D	I_{14}
0	21E	:	11E	
0	21F	:	11F	I_{15}

PROGRAMMING DEFINITIONS

LINK	STATUS	CODE
or	CLOSED	0
	OPEN	1

TYPICAL TABLE ENTRY



NOTES:

1. All HEX addresses denote programmable links at Row-Sector locations as shown on the FPGA logic diagram. Sector data specifies the programmed state of fusible links coupling the indicated variable to designated sets of gates. These are sectioned from left to right in HIGH and LOW groups of 4, to which HEX data is assigned in accordance with the definitions below. The LOW group corresponds to least significant HEX digit. Since sector 2 contains a single gate, legal data entries are limited to "00" and "01".
2. Since memory programmers display a continuous address field, 3 "empty" address fields exist between program table sectors, such as (002-0FF), (120-1FF), (220-2FF), etc. The only entry allowed in these fields is "00".
3. Active level data for output F8 is assigned at address (001), for which legal data entries are limited to "00" and "01".
4. Even row addresses in the AND array correspond to links i .
5. Odd row addresses in the AND array correspond to links \bar{i} .

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**


TWX TAPE CODING

The FPGA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

A number of Program Tables can be se-




A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

- 1. Customer Name _____
- 2. Customer TWX No. _____
- 3. Date _____
- 4. Purchase Order No. _____
- 5. Number of Program Tables _____
- 6. Total Number of Parts _____

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

- 1. Signetics Device No. _____
- 2. Program Table No. _____
- 3. Revision _____
- 4. Date _____
- 5. Customer Symbolized Part No. _____
- 6. Number of Parts _____

C. Program Table data blocks in Logic format are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level and AND gates information separated by appropriate identifiers in accordance with the following sequence:



Entries for the 2 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE		
I _M	\bar{I}_M	Don't care
H	L	— (dash)

OUTPUT ACTIVE LEVEL	
Active high	Active low
H	L

NOTE
Enter (—) for unused inputs of used gates.

NOTES
1. Polarity programmed once only.
2. Enter (L) for all unused outputs.

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

Although AND Gate data are shown entered in sequence, this is not necessary. It is possible to input only one Gate if desired. Unused Gates require no entry. ETX signalling end of Program Table may occur with less than the maximum number of AND Gates entered.


NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
2. Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
3. To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk(*).
4. Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.

D. Program Table data blocks in MEMORY format are initiated with an STX character, and terminated with an ETX character.

Carriage return and line feed can be interspersed to achieve any preferred teletype printout from tape.

The body of the data consists of address/data information in accordance with the following ASCII-HEX (Space) format. Address field delimiters may be used to skip over "empty" sector areas:



Entries in the data field are made in groups of 8 bits. These are specified with hexadecimal characters $W_M W_L$ followed by a space to separate sequential address entries. In each 8-bit word W_M specifies the most significant 4 bits and W_L designates the least significant 4 bits.

Other ASCII-HEX formats (Percent, Apostrophe, Comma, etc.) are also acceptable. To insure compatibility with other formats consult Signetics or your programmer manual.

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

DESCRIPTION

The 82S104 (open collector outputs) and the 82S105 (tri-state outputs) are bipolar, programmable state machines of the Mealy type. They contain logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output registers. These consist respectively of 6 Q_p, and 8 Q_f edge triggered, clocked S/R flip-flops, with an asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn on.

The AND array combines 16 external inputs I₀₋₁₅ with 6 internal inputs P₀₋₅ fed back from the State register to form up to 48 Transition terms (AND terms). All Transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low to High transition of the Clock pulse. Both True and Complement Transition terms can be generated by optional use of the internal input variable (C) from the Complement array. Also, if desired, the Preset input can be converted to Output-Enable function, as an additional user programmable option.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S104/105, F or N, and for the military temperature range (-55°C to +125°C) specify S82S104/105, F, I, G or R.

TRUTH TABLE (Output Control)

I ₀	INPUT OPTION		FN
	PR	O.E.	
*	H	█	H
+10V	L	█	Q _p
X	L	█	Q _f
*	█	H	H/Hi-Z
+10V	█	L	Q _p
X	█	L	Q _f

NOTES

- Positive Logic:
S/R = T₀ + T₁ + T₂ + ... + T₄₇
T_n = C (I₀ I₁ I₂ ...) (P₀ P₁ ... P₅)
- Either Preset (active-High) or Output Enable (active-Low) are available, but not both. The desired function is a user programmable option.
- ↑ denotes transition from Low to High level.
- R = S = High is an illegal input condition.
- * = H/L/+10V
- X = Don't Care (≤5.5V)


FEATURES

- Field programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-BIT state register
- 8-BIT output register
- Transition complement array
- Positive edge trigger clock
- Programmable asynchronous preset or output enable
- Power-on preset to all "1" of internal registers
- 90ns maximum I/O delay
- 650mW power dissipation (typical)
- TTL compatible
- Single +5V supply


APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems

PIN CONFIGURATION



BLOCK DIAGRAM



TRUTH TABLE (All flip-flops)

V _{CC}	INPUT OPTION		CK	S	R	STATE REGISTER	OUTPUT REGISTER
	PR	O.E.				Q _p	Q _f
+5V	H	█	X	X	X	H	H
	L	X	↑	L	L	Q _p	Q _f
	L	X	↑	L	H	L	L
	L	X	↑	H	L	H	H
	L	X	↑	H	H	INDET.	INDET.
↑	X	X	X	X	X	H	H

PIN DESIGNATION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	CLOCK The clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
[2-8 20-27]	I ₁₋₁₅	LOGIC INPUTS The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High
9	I ₀	LOGIC/DIAGNOSTIC INPUT A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I ₀ is held at +10V, device outputs F ₀₋₅ reflect the contents of State Register bits P ₀₋₅ . The contents of the Output Register remain unaltered.	Active-High
[10-13 15-18]	F ₀₋₇	LOGIC/DIAGNOSTIC OUTPUTS Eight device outputs which normally reflect the contents of Output Register bits Q ₀₋₅ , when enabled. When I ₀ is held at +10V, F ₀₋₅ = (P ₀₋₅), and F _{6, 7} = Logic "1".	Active-High/Low (user defined)
19	PR/ $\overline{O.E.}$	PRESET OR OUTPUT ENABLE INPUT A user programmable function: <ul style="list-style-type: none"> PRESET Provides an asynchronous preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F₀₋₇ are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low. OUTPUT ENABLE Provides an output enable function to buffers F₀₋₇ from the Output Register. 	Active-High Active-Low


BIPOLAR MEMORY

PROGRAMMABLE VARIABLES


The FPLS can be programmed with any clocked sequence expressed in terms of "control" variables, which are coupled to on-chip gates and flip-flops by means of programmable connections through Ni-Cr fusible links:

- (I) - External control inputs for state jump conditions.
- (P) - Present state, prior to clock.
- (C) - Complement variable for activating and generating the complement of programmed jump conditions.
- (T_n) - Transition "AND" terms including I, P.
- (N) - Next state, following clock.
- (F) - Next logic output, following clock.
- (P/E) - Asynchronous preset, or output enable function.

TYPICAL STATE DIAGRAM




TYPICAL STATE TRANSITION



OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28


FPLS LOGIC DIAGRAM



OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

PROGRAMMABLE CONNECTIONS (■ Denotes fixed connection)




PROGRAMMING LEGEND

AND	OR	PR/O.E.	LINK	SYMBOL
			CLOSED	
			OPEN	

VIRGIN DEVICE

The FPLS is shipped with all internal links intact, so that a "dot" connection exists at all cross points in all arrays. For clarity, unprogrammed arrays are initially shown blank. The desired functional logic diagram is obtained by placing "dot" connections in used device areas where links remain intact. (Since both True and Complement input links of all AND gates are initially closed, all gates are disabled, preventing clocking. For testing purposes, clocking can occur via a factory programmed Test Array.



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

FPLS ARCHITECTURE

The 82S104/105 Logic Sequencer is a programmable state machine of the Mealy type, in which the output is a function of the present state and the present input.

With the FPLS a user can program any logic sequence expressed as a series of jumps between stable states, triggered by a valid input condition (I) at clock time (t). All stable states are arbitrarily assigned and stored in the State Register. The logic output of the machine is also programmable, and is stored in the Output Register.

CLOCKED SEQUENCE

A synchronous logic sequence can be represented as a group of circles interconnected with arrows. The circles represent stable states, labeled with an arbitrary numerical code (binary, hex, etc.) corresponding to discrete states of a suitable register. The arrows represent state transitions, labeled with symbols denoting the jump condition and the required change in output. The number of states in the sequence depends on the length and complexity of the desired algorithm.

STATE JUMPS

The state from which a jump originates is referred as the present state (P), and the state to which a jump terminates is defined as the next state (N). A state jump always causes a change in state, but may or may not cause a change in machine output (F).

State jumps can occur only via "transition terms" T_n . These are logical AND functions of the clock (t), the present state (P), and a valid input (I). Since the clock is actually applied to the State Register, $T_n = t \cdot P$. When T_n is "true", a control signal is generated and used at clock time (t) to force the contents of the State Register from (P) to (N), and to change the contents of the Output Register (if necessary). The simple state jump below, involving 2 inputs, 1 state bit, and 1 output bit, illustrates the equivalence of discrete and programmable logic implementations.

FPLS LOGIC STRUCTURE

The FPLS consists of programmable AND and OR gate arrays which control the Set and Reset inputs of a State Register, as well as monitor its output via an internal feedback path. The arrays also control an independent Output Register, added to store output commands generated during state transitions, and to hold the output constant during state sequences involving no output changes. If desired, any number of bits of the Output Register can be used to extend the width of the State Register, via external feedback.




Figure 1: Basic architecture of 82S104/105 FPLS. I, P, N, and F are multi-line paths denoting groups of binary variables programmed by the user.




Figure 2: Typical state diagram. I_{1-3} are jump conditions which must be satisfied before any transitions take place. F_r are changes in output triggered by I_m , and stored in the Output Register. State transitions a→b and c→d involve no output change.




Figure 3: Typical state transition between any two states of Figure 2. The arrow connecting the two states gives rise to a transition term T_n . I is the jump condition.




Figure 4: Typical state jump from state (0) to state (1), if inputs A=B="1". The jump also forces F="1", as required.

SIMPLIFIED LOGIC DIAGRAM OF
82S104 / 105 FPLS.




Figure 5

INPUT BUFFERS

16 external inputs (I_m) and 6 internal inputs (P_s), fed back from the state register, are combined in the AND array through two sets of True/Complement (T/C) buffers. There are a total of 22 T/C buffers, all connected to multi-input AND gates via fusible links which are initially intact.

Selective fusing of these links allows coupling either True, Complement, or Don't Care values of (I_m) and (P_s).




Figure 6: Typical AND gate coupled to (I) and (P) inputs. If at least one link pair remains intact, T_n is unconditionally forced Low.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28




Figure 7: Choice of input polarity coupling to a typical AND gate. With both links open, (I) is logically Don't Care.

“AND” ARRAY

State jumps and output changes are triggered at clock time by valid transition terms T_n . These are logical AND functions of the present state (P) and the present input (I).

The FPLS AND array contains a total of 48 AND gates. Each gate has 45 inputs—44 connected to 22 T/C input buffers, and 1 dedicated to the Complement Array. The outputs of all AND gates are propagated through the OR array, and used at clock time (t) to force the contents of the State Register from (P) to (N). They are also used to control the Output Register, so that the FPLS 8-bit output F_r is a function of the inputs and present state.




Figure 8: Typical transition terms involving arbitrary inputs and state variables. All remaining gate inputs are programmed Don't Care. Note that T_2 output is state independent.

“OR” ARRAY

In general, a clocked sequence will consist of several stable states and transitions, as determined by the complexity of the desired algorithm. All state and output changes in the state diagram imply changes in the contents of state and output registers.

Thus, each flip-flop in both registers may need to be conditionally set or reset several

times with T_n commands. This is accomplished by selectively ORing through programmable OR array all AND gate outputs T_n necessary to activate the proper flip-flop control inputs.

The FPLS OR array consists of 14 pairs of OR gates, controlling the S/R inputs of 14 state and output register stages, and a single OR gate for the Complement Array. All gates have 48 inputs for connecting to all 48 AND gates.

COMPLEMENT ARRAY

The COMPLEMENT array provides an asynchronous feed back path from the OR array back to the AND array.

This structure enables the FPLS to perform both direct and complement sequential state jumps with a minimum of transition (AND) terms.

Typically direct jumps, such as T_1 and T_2 in Figure 11 require only a single AND gate each.

But a complement jump such as T_3 generally requires many AND gates if implemented as a direct jump. However, by using the complement array, the logic requirements for this type of jump can be handled with just one more gate from the AND array.




Figure 9: Typical OR array gating of transition terms $T_{1,2,3}$ controlling arbitrary state and output register stages.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28





Figure 10: The COMPLEMENT array is logically constructed from a 48-input programmable OR gate followed by an inverter. All AND terms coupled to the OR gate are complemented at the inverter output, and can be fed back as inputs to the AND array.

As indicated in Figure 12, the single complement array gate may be used for many states of the state diagram. This happens because all transition terms linked to the OR gate include the present state as a part of their conditional logic. In any particular state only those transition terms which are a function of that state are enabled; all other terms coupled to different states are disabled and do not influence the output of the complement array. As a general rule of thumb, the complement array can be used as many times as there are states.

(A) TYPICAL STATE SEQUENCE




TRANSITION TERMS

DIRECT $\left\{ \begin{array}{l} T_1 = P_0X \\ T_2 = P_0Y \end{array} \right.$

COMPLEMENT $\left\{ \begin{array}{l} T_3 = P_0(\bar{X} \cdot \bar{Y}) = P_0(\bar{T}_1 + \bar{T}_2) \end{array} \right.$

(B) COMPLEMENT JUMP



$$T_3 = P_0(\bar{P}_0X + \bar{P}_0Y)$$

$$T_3 = P_0[\bar{P}_0(X + Y)]$$


$$T_3 = P_0[\bar{P}_0 + (\bar{X} + \bar{Y})]$$

$$T_3 = 0 + P_0(\bar{X} + \bar{Y})$$

$$T_3 = P_0(\bar{X} \cdot \bar{Y})$$

Figure 11: (A) X and Y specify the conditional logic for direct jump transition terms T_1 and T_2 . The complement jump term T_3 is true only when both T_1 and T_2 are false. (B) Note that the complementary logic expression for T_3 , $\bar{T}_1 + \bar{T}_2$, corresponds exactly to the logic structure of the complement array.

(A) STATE DIAGRAM



(B) LOGIC DEFINITION

$$T_{d1} = I_0 \bar{I}_1 P_0$$

$$T_{d2} = I_2 P_0$$

$$T_{c3} = \overline{(T_{d1} + T_{d2}) P_0} = \overline{(I_0 \bar{I}_1 + I_2) P_0}$$

$$T_{d4} = \bar{I}_2 P_3$$

$$T_{d6} = I_0 I_1 P_3$$


$$T_{c5} = \overline{(T_{d4} + T_{d6}) P_3} = \overline{(I_0 \bar{I}_1 + \bar{I}_2) P_3}$$

T_{cn} = COMPLEMENT STATE TRANSITION TERM

T_{dn} = DIRECT STATE TRANSITION TERM

P_s = PRESENT STATE

(C) STATE LOGIC WITHOUT USING THE
COMPLEMENT ARRAY



(D) STATE LOGIC USING THE
COMPLEMENT ARRAY




Figure 12: Logic reduction with the complement array. The logic state diagram in (a) includes complement jumps T_{C3} and T_{C5} defined in (b). When using the complement array a savings of 2 transition terms results, as shown in (c) and (d).

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28


LOGIC PROGRAMMING

The FPLS can be programmed by means of logic programming equipment.

With Logic programming, the AND/OR gate output connections necessary to implement the desired logic function are coded directly on the State Diagram using the Program Table on the following page.

In this Table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET / $\bar{O}.E.$ OPTION - (P/E)



OPTION	CODE
PRESET	H

OPTION	CODE
$\bar{O}.E.$	L

AND" ARRAY - (I), (P)




STATE	CODE
INACTIVE 1,2	O

STATE	CODE
I,P	H

STATE	CODE
\bar{i},\bar{p}	L

STATE	CODE
DON'T CARE	—

OR" ARRAY - (N), (F)




ACTION	CODE
INACTIVE 1,3	O

ACTION	CODE
SET	H

ACTION	CODE
RESET	L

ACTION	CODE
NO CHANGE	—

"COMPLEMENT ARRAY" - (C)



ACTION	CODE
INACTIVE 1,4	O

ACTION	CODE
GENERATE	A

ACTION	CODE
PROPAGATE	•

ACTION	CODE
TRANSPARENT	—

NOTES

- This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n .
- Any gate T_n will be unconditionally inhibited if any one of its I or P link pairs is left intact.
- To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).
- To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n .

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION


INTEGRATED FUSE LOGIC SERIES 28

MEMORY PROGRAMMING


The FPLS can also be programmed with Memory programming equipment, using the device logic diagram in conjunction with the Memory Program Table on the following page. With Memory programming, all links at the AND and OR array cross-points are treated as memory locations with row-sector addresses. Rows are consecutively scanned while each sector addresses eight Transition Terms T_n simultaneously. All necessary gate connections are first translated from the State Diagram as "dot" connections from the State Diagram as "dot" connections at appropriate locations on the logic

diagram. The "dot" connection pattern is then transferred to the corresponding Variable-Term locations on the Program Table using (0) = "dot", (1) = blank:


able-Term locations on the Program Table using (0) = "dot", (1) = blank:




"AND" ARRAY - (I), (P), [Rows 0 through 2B]



"OR" ARRAY - (N), (F), [Rows 2E through 49]



"COMPLEMENT ARRAY" - (C), [Rows 2C and 2D]



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n .
2. Any gate T_n will be unconditionally inhibited if both even and odd links of I or P pairs are left intact.

3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).
4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n .

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28


FPLS PROGRAM TABLE (Memory)^{1,2}

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____ REV _____ DATE _____	<p style="text-align: center;">THIS PORTION TO BE COMPLETED BY SIGNETICS</p> CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
--	--

SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	VAR ^{4,5}
00	800	00	500	00	400	00	300	00	200	00	100	l ₀
01	801	01	501	01	401	01	301	01	201	01	101	
02	802	02	502	02	402	02	302	02	202	02	102	l ₁
03	803	03	503	03	403	03	303	03	203	03	103	
04	804	04	504	04	404	04	304	04	204	04	104	l ₂
05	805	05	505	05	405	05	305	05	205	05	105	
06	806	06	506	06	406	06	306	06	206	06	106	l ₃
07	807	07	507	07	407	07	307	07	207	07	107	
08	808	08	508	08	408	08	308	08	208	08	108	l ₄
09	809	09	509	09	409	09	309	09	209	09	109	
0A	80A	0A	50A	0A	40A	0A	30A	0A	20A	0A	10A	l ₅
0B	80B	0B	50B	0B	40B	0B	30B	0B	20B	0B	10B	
0C	80C	0C	50C	0C	40C	0C	30C	0C	20C	0C	10C	l ₆
0D	80D	0D	50D	0D	40D	0D	30D	0D	20D	0D	10D	
0E	80E	0E	50E	0E	40E	0E	30E	0E	20E	0E	10E	l ₇
0F	80F	0F	50F	0F	40F	0F	30F	0F	20F	0F	10F	
10	810	10	510	10	410	10	310	10	210	10	110	l ₈
11	811	11	511	11	411	11	311	11	211	11	111	
12	812	12	512	12	412	12	312	12	212	12	112	l ₉
13	813	13	513	13	413	13	313	13	213	13	113	
14	814	14	514	14	414	14	314	14	214	14	114	l ₁₀
15	815	15	515	15	415	15	315	15	215	15	115	
16	816	16	516	16	416	16	316	16	216	16	116	l ₁₁
17	817	17	517	17	417	17	317	17	217	17	117	
18	818	18	518	18	418	18	318	18	218	18	118	l ₁₂
19	819	19	519	19	419	19	319	19	219	19	119	
1A	81A	1A	51A	1A	41A	1A	31A	1A	21A	1A	11A	l ₁₃
1B	81B	1B	51B	1B	41B	1B	31B	1B	21B	1B	11B	
1C	81C	1C	51C	1C	41C	1C	31C	1C	21C	1C	11C	l ₁₄
1D	81D	1D	51D	1D	41D	1D	31D	1D	21D	1D	11D	
1E	81E	1E	51E	1E	41E	1E	31E	1E	21E	1E	11E	l ₁₅
1F	81F	1F	51F	1F	41F	1F	31F	1F	21F	1F	11F	
20	820	20	520	20	420	20	320	20	220	20	120	P ₀
21	821	21	521	21	421	21	321	21	221	21	121	
22	822	22	522	22	422	22	322	22	222	22	122	P ₁
23	823	23	523	23	423	23	323	23	223	23	123	
24	824	24	524	24	424	24	324	24	224	24	124	P ₂
25	825	25	525	25	425	25	325	25	225	25	125	
26	826	26	526	26	426	26	326	26	226	26	126	P ₃
27	827	27	527	27	427	27	327	27	227	27	127	
28	828	28	528	28	428	28	328	28	228	28	128	P ₄
29	829	29	529	29	429	29	329	29	229	29	129	
2A	82A	2A	52A	2A	42A	2A	32A	2A	22A	2A	12A	P ₅
2B	82B	2B	52B	2B	42B	2B	32B	2B	22B	2B	12B	
2C	82C	2C	52C	2C	42C	2C	32C	2C	22C	2C	12C	C ⁶
2D	82D	2D	52D	2D	42D	2D	32D	2D	22D	2D	12D	
2E	82E	2E	52E	2E	42E	2E	32E	2E	22E	2E	12E	N ₀
2F	82F	2F	52F	2F	42F	2F	32F	2F	22F	2F	12F	
30	830	30	530	30	430	30	330	30	230	30	130	N ₁
31	831	31	531	31	431	31	331	31	231	31	131	
32	832	32	532	32	432	32	332	32	232	32	132	N ₂
33	833	33	533	33	433	33	333	33	233	33	133	
34	834	34	534	34	434	34	334	34	234	34	134	N ₃
35	835	35	535	35	435	35	335	35	235	35	135	
36	836	36	536	36	436	36	336	36	236	36	136	N ₄
37	837	37	537	37	437	37	337	37	237	37	137	
38	838	38	538	38	438	38	338	38	238	38	138	N ₅
39	839	39	539	39	439	39	339	39	239	39	139	
3A	83A	3A	53A	3A	43A	3A	33A	3A	23A	3A	13A	F ₀
3B	83B	3B	53B	3B	43B	3B	33B	3B	23B	3B	13B	
3C	83C	3C	53C	3C	43C	3C	33C	3C	23C	3C	13C	F ₁
3D	83D	3D	53D	3D	43D	3D	33D	3D	23D	3D	13D	
3E	83E	3E	53E	3E	43E	3E	33E	3E	23E	3E	13E	F ₂
3F	83F	3F	53F	3F	43F	3F	33F	3F	23F	3F	13F	
40	840	40	540	40	440	40	340	40	240	40	140	F ₃
41	841	41	541	41	441	41	341	41	241	41	141	
42	842	42	542	42	442	42	342	42	242	42	142	F ₄
43	843	43	543	43	443	43	343	43	243	43	143	
44	844	44	544	44	444	44	344	44	244	44	144	F ₅
45	845	45	545	45	445	45	345	45	245	45	145	
46	846	46	546	46	446	46	346	46	246	46	146	F ₆
47	847	47	547	47	447	47	347	47	247	47	147	
48	848	48	548	48	448	48	348	48	248	48	148	F ₇
49	849	49	549	49	449	49	349	49	249	49	149	

SECTOR DATA	ADDRESS	ACTIVE LEVEL ³
0	000	PR/ŌE

- NOTES:
- All HEX addresses denote programmable links at Row-Sector locations as shown on the FPLS' logic diagram. Sector data specifies the programmed state of fusible links coupling the indicated variable to designated sets of terms. These are sectioned from left to right in HIGH and LOW groups of 4, to which HEX data is assigned in accordance with the definitions on page 12. The LOW group corresponds to least significant HEX digit.



- Since memory programmers display a continuous address field, 7 "empty" address fields exist between program table sectors, such as (001-0FF), (14A-1FF), (24A-2FF), etc. The only entry allowed in these fields is "00".
- Active level data for input PR/ŌE is assigned at address (000). Two data entries are allowed: (00) specified the "Preset" option, and "01" specifies the "Output Enable" option.
- Even row addresses in the AND and OR arrays correspond to links i, p, n, f.
- Odd row addresses in the AND and OR arrays correspond to links i, p, n, f.
- Rows X2C and X2D correspond respectively to links c and c of the COMPLEMENT ARRAY.

3JECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

**WX TAPE CODING (LOGIC
FORMAT)**

The FPLS Program Table can be sent to Signetics in ASCII code format via airmail in any type of 8-level tape (paper, mylar,

fanfold, etc.), or via TWX: just dial (910) 339-9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be sequentially assembled on a continuous tape as follows, however, limit tape length to a roll of 1.75 inch inside diameter and 4.25 inch outside diameter.

24" LEADER (C/R)	(CTRL)R	MAIN HEADING	25 (C/R) MIN	SUB HEADING (1)	25 RUBOUTS MIN	PROGRAM TABLE DATA (1)	25 (C/R) MIN	SUB HEADING (N)	25 RUBOUTS MIN	PROGRAM TABLE DATA (N)	(CTRL)T	12" TRAILER (C/R)
------------------	---------	--------------	--------------	-----------------	----------------	------------------------	--------------	-----------------	----------------	------------------------	---------	-------------------


The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

- 1. Customer Name _____
- 2. Customer TWX No. _____
- 3. Date _____
- 4. Purchase Order No. _____
- 5. Number of Program Tables _____
- 6. Total Number of Parts _____

Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

- 1. Signetics Device No. _____
- 2. Program Table No. _____
- 3. Revision _____
- 4. Date _____
- 5. Customer Symbolized Part No. _____
- 6. Number of Parts _____

Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of preset/output enable option, transition term, and output term information separated by appropriate identifiers in accordance with the following format:



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOG
SERIES 28**

Entries for the Data Fields are determined in accordance with the following Table:

COMPLEMENT VARIABLE (C)			PRESENT STATE (P _s)/INPUT (I _m)			NEXT STATE (N _s)/OUTPUT (F _n)			OPTION (P/E)	
GENERATE	PROPA-GATE	TRANS-PARENT	I _m , P _s	$\overline{I_m}, \overline{P_s}$	DON'T CARE	N _s , F _n	$\overline{N_s}, \overline{F_n}$	NO CHANGE	PRESET	OUTPUT ENABLE
A	•	—	H	L	—	H	L	—	H	L

Although the Transition Term data are shown entered in sequence, this is not necessary. It is possible to input only one Transition Term desired. Unused Transition Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number Transition Terms entered.


NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
2. T-terms can be re-entered any number of times. The last entry for a particular T-term will be interrupted as valid data.
3. To facilitate an orderly Teletype printout, carriage returns, line feeds, spaces, rub etc., may be interspersed between data groups, but only preceding an asterisk (*).
4. Comments are allowed between data fields provided that an asterisk (*) is not used as any Heading or Comment entry.

D. Program Table data blocks in MEMORY format are initiated with an STX character, and terminated with an ETX character.

Carriage return and line feed can be interspersed to achieve any preferred teletype printout from tape.

The body of the data consists of address/data information in accordance with the following ASCII-HEX (Space) format. Address field delimiters may be used to skip over "empty" sector areas:



Entries in the data field are made in groups of 8 bits. These are specified with hexadecimal characters W_MW_L followed by a space and separate sequential address entries. In each 8-bit word W_M specifies the most significant 4 bits and W_L designates the least significant bits.

Other ASCII-HEX formats (Percent, Apostrophe, Comma, etc.) are also acceptable. To insure compatibility with other formats consult Signetics or your programmer manual.

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING		UNIT	
	Min	Max		
V _{CC}	Supply voltage	+7	Vdc	
V _{IN}	Input voltage	+5.5	Vdc	
V _{OUT}	Output voltage	+5.5	Vdc	
I _{IN}	Input currents	-30	mA	
I _{OUT}	Output currents	+100	mA	
T _A	Temperature range		°C	
	Operating			
	N82S104/105	0	+75	
T _{STG}	Storage	S82S104/105	-55	+125
			-65	+150

THERMAL RATINGS

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS

N82S104/105: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S104/105: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S104/105			S82S104/105			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IH}	Input voltage ³ High	2			2			V
V _{IL}	Low			0.85			0.8	
V _{IC}	Clamp ^{3,4}		-0.8	-1.2		-0.8	-1.2	
V _{OH}	Output voltage High (82S105) ^{3,5}	2.4			2.4			V
V _{OL}	Low ^{3,6}		0.35	0.45		0.35	0.50	
I _{IH}	Input current High		< 1	25		< 1	50	μA
I _{IL}	Low		-10	-100		-10	-150	
I _{IL}	Low (CK input)		-50	-250		-50	-350	
I _{OLK}	Output current Leakage ⁷		1	40		1	60	μA
I _{O(OFF)}	Hi-Z state (82S105) ⁷		1	40		1	60	μA
I _{OS}	Short circuit (82S105) ^{4,8}	-20	-1	-40	-15	-1	-60	mA
I _{CC}	V _{CC} supply current ⁹		120	180		120	185	mA
C _{IN}	Capacitance ⁷ Input		8			8		pF
C _{OUT}	Output		10			10		

NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with V_{IL} applied to $\overline{O.E.}$ and a logic high stored, or with V_{IH} applied to PR.
- Measured with a programmed logic condition for which the output is at a low logic level, and V_{IL} applied to PR/ $\overline{O.E.}$. Output sink current is supplied thru a resistor to V_{CC}.
- Measured with V_{IH} applied to PR/ $\overline{O.E.}$.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with the PR/ $\overline{O.E.}$ input grounded, all other inputs at 4.5V and the outputs open.

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

AC ELECTRICAL CHARACTERISTICS


$R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF$
 N82S104/105: $0^\circ C \leq T_A \leq +75^\circ C, 4.75V \leq V_{CC} \leq 5.25V$
 S82S104/105: $-55^\circ C \leq T_A \leq +125^\circ C, 4.5V \leq V_{CC} \leq 5.5V$

PARAMETER	TO	FROM	N82S104/105			S82S104/105			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
Pulse width TCKH Clock ³ high TCKL Clock low TCKP Period TPRH Preset pulse	CK-	CK+	30	15		15		ns	
	CK+	CK-	30	15		15			
	CK+	CK+	90	65		65			
	PR+	PR-	25	15		15			
Set up time TIS1 Input TIS2 Input (through Complement array) TVS Power-on preset TPRS Preset	CK+	Input \pm	60	40		40		ns	
	CK+	Input \pm	90	70		70			
	CK-	VCC+	0	-10		10			
	CK-	PR-	0	-10		-10			
TH	Input \pm	CK+		-10	0	-10		ns	
Propagation delay TCKO Clock TOE Output enable TOD Output disable TSRE State register enable ² TSRD State register disable ² TPR Preset TPPR Power-on preset	Output \pm	CK+		25	30	25		ns	
	Output-	O.E.-		20	30	20			
	Output+	O.E.+		20	30	20			
	Output \pm	IO+		50		50			
	Output \pm	IO-		50		50			
	Output+	PR+		25	35	50			
	Output+	VCC+		0	10	0			


NOTE

1. All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.
2. Diagnostic mode only.
3. To prevent spurious clocking, clock rise time (10%-90%) $\leq 10ns$.

TEST LOAD CIRCUIT




VOLTAGE WAVEFORM




TIMING DIAGRAMS


SEQUENTIAL MODE



ASYNCHRONOUS PRESET



POWER-ON PRESET




BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

TIMING DIAGRAMS (Cont'd)



MEMORY TIMING DEFINITIONS

- T_{CKH}** Width of input clock pulse.
- T_{CKL}** Interval between clock pulses.
- T_{CKP}** Clock period.
- T_{IS1}** Required delay between beginning of valid input and positive transition of clock.

- T_{IS2}** Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).
- T_{VS}** Required delay between V_{CC} (after power-on) and negative transition of

clock preceding first reliable clock pulse.

- T_{PRS}** Required delay between negative transition of asynchronous Pre and negative transition of clock preceding first reliable clock pulse.
- T_{IH}** Required delay between positive transition of clock and end of valid input data.
- T_{CKO}** Delay between positive transition of clock and when Outputs become valid (with PR/O.E. low).
- T_{OE}** Delay between beginning of Output Enable Low and when Outputs come valid.
- T_{OD}** Delay between beginning of Output Enable High and when Outputs in the off state.
- T_{SRE}** Delay between input I₀ transition and when the Outputs reflect the contents of the State Register.
- T_{SRD}** Delay between input I₀ transition and when the Outputs reflect the contents of the State Register.

- T_{PR}** Delay between positive transition of Preset and when Outputs become valid at "1".
- T_{PPR}** Delay between V_{CC} (after power-on) and when Outputs become preset at "1".
- T_{PRH}** Width of preset input pulse.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

VIRGIN STATE 1,2,3

factory shipped virgin device contains all fusable links intact, such that:

PR/ \overline{OE} option is set to PR.

All T_n terms are disabled.

All S/R flip-flop inputs are disabled.

Test array is programmed with standard test pattern.

RECOMMENDED PROGRAMMING
PROCEDURE

to program the AND, OR, and Complement arrays in addition to the PR/ \overline{OE} option the following procedure should be followed. To maximize recovery from programming errors, leave all links in unused device areas intact.

SET-UP

Terminate all device outputs with a 10k Ω resistor to V_{CC} . Set GND (pin 14) to 0V.

PROGRAM PR/ \overline{OE} OPTION

With PR/ \overline{OE} (pin 19) at GND, raise V_{CC} to V_{CCP} .

After t_D delay pulse PR/ \overline{OE} to V_{ix} for a duration of t_p .

t_D delay after PR/ \overline{OE} has returned to GND, lower V_{CC} to V_{CCV} or GND.

VERIFY PR/ \overline{OE} OPTION

- With PR/ \overline{OE} at GND, set V_{CC} to V_{CCV} .
- After a delay of t_D raise PR/ \overline{OE} to V_{ix} for a minimum duration of T_{RS} .
- Return PR/ \overline{OE} to GND with a fall time less than T_f .
- After t_D delay, pulse PR/ \overline{OE} to V_{IH} for a minimum duration of T_{ps} .
- After t_D delay, F_O (pin 18) indicates V_{OH} if the PR option is selected and V_{OL} if the \overline{OE} option is programmed.

PROGRAM-VERIFY "AND" ARRAY

- 1. SET-UP:**
With V_{CC} at GND and CK at V_{CKV} , select the fuse to be programmed by applying TTL voltage levels to input sets I_{0-5} and I_{7-13} in accordance with the binary address map on page 21. Also set $I_{15} = V_{IH}$, and $I_{14} = V_{IL}$. After t_D delay raise V_{CC} to V_{CCP} .
- 2. PROGRAM CYCLE:**
After a delay of t_D raise I_{14} to V_{IH} . Proceed after another t_D delay to raise CK to V_{CKP} . Following still another t_D delay, pulse I_{15} to V_{IL} for a duration of t_p . t_D later return CK to V_{CKV} , and then t_D after that return I_{14} to V_{IL} .
- 3. VERIFY CYCLE:**
After a t_D delay lower I_{15} to V_{IL} for a duration of t_v . At the end of t_v , F_O should indicate a level of V_{OH} ; a level of V_{OL} indicates an unsuccessful fusing attempt.
- 4. NEXT VARIABLE SELECT (C,Im,Ps) (SAME TERM T_n):**
After t_D delay, apply the next variable select (C,Im,Ps) address to I_{7-13} , then continue with step 2.
- 5. NEXT VARIABLE SELECT (C,Im,Ps) (DIFFERENT TERM T_n):**
After t_D delay apply the next variable select (C,Im,Ps) and term (T_n) addresses to respectively I_{7-13} and I_{0-5} , then continue to step 2.

PROGRAM-VERIFY "OR" ARRAY

- 1. SET-UP:**
With V_{CC} at GND and CK at V_{CKV} , select the fuse to be programmed by applying TTL voltage levels to input sets I_{0-5} and I_{7-13} in accordance with the binary address map on page 21. Also set $I_{14} = V_{IL}$, and $I_{15} = V_{IH}$. After t_D delay raise V_{CC} to V_{CCP} .
- 2. PROGRAM CYCLE:**
After a delay of t_D raise I_{14} to V_{IH} . Proceed after another t_D delay to raise CK

to V_{CKP} . Following still another t_D delay pulse I_{15} to V_{IL} for a duration of t_p . t_D later return CK to V_{CKV} and then t_D after that return I_{14} to V_{IL} .

- 3. VERIFY CYCLE:**
After a t_D delay lower I_{15} to V_{IL} for a duration of t_v . At the end of t_v F_O should indicate a level of V_{OH} ; a level of V_{OL} indicates an unsuccessful fusing attempt.
- 4. NEXT VARIABLE SELECT (C,Ns,Fn) (SAME TERM (T_n)):**
After t_D delay apply the next variable select (C,Ns,Fn) address to I_{7-13} , then continue with step 2.
- 5. NEXT VARIABLE SELECT (C,Ns,Fn) (DIFFERENT TERM (T_n)):**
After t_D delay apply the next variable select (C,Ns,Fn) and term (T_n) addresses to respectively I_{7-13} and I_{0-5} , then continue to step 2.

PROGRAM CYCLE POWER DOWN

When programming of the device is complete, after t_D delay set I_{15} to V_{IH} , I_{14} to V_{IL} and CK to V_{CKV} . After another t_D delay reduce V_{CC} to 0V.

NOTES

- All outputs will be at "1", as preset by initial power-up procedure.
- Device can be clocked via test array function.
- Test array function MUST be deleted before incorporating user program.

PROGRAM CYCLE ROW/COLUMN FUSE ADDRESSING
VARIABLE SELECT Table 1

ROW HEX ADDRESS		SELECTED VARIABLE	ROW HEX ADDRESS		SELECTED VARIABLE	
I ₁₃ I ₁₂ I ₁₁	I ₁₀ I ₉ I ₈ I ₇		I ₁₃ I ₁₂ I ₁₁	I ₁₀ I ₉ I ₈ I ₇		
0	0	N ₀	SET	4	0	I ₀ I ₀
0	1		RESET	4	1	
0	2	N ₁	SET	4	2	I ₁ I ₁
			RESET	4	3	
0	4	N ₂	SET	4	4	I ₂ I ₂
			RESET	4	5	
0	6	N ₃	SET	4	6	I ₃ I ₃
			RESET	4	7	
0	8	N ₄	SET	4	8	I ₄ I ₄
			RESET	4	9	
0	A	N ₅	SET	4	A	I ₅ I ₅
			RESET	4	B	
0	C	F ₀	SET	4	C	I ₆ I ₆
			RESET	4	D	
0	E	F ₁	SET	4	E	I ₇ I ₇
			RESET	4	F	
1	0	F ₂	SET	5	0	I ₈ I ₈
			RESET	5	1	
1	2	F ₃	SET	5	2	I ₉ I ₉
			RESET	5	3	
1	4	F ₄	SET	5	4	I ₁₀ I ₁₀
			RESET	5	5	
1	6	F ₅	SET	5	6	I ₁₁ I ₁₁
			RESET	5	7	
1	8	F ₆	SET	5	8	I ₁₂ I ₁₂
			RESET	5	9	
1	A	F ₇	SET	5	A	I ₁₃ I ₁₃
			RESET	5	B	
1	C	Complement Array	SET	6	C	I ₁₄ I ₁₄
			RESET	6	D	
1	D	Empty Address Space	SET	6	E	I ₁₅ I ₁₅
			RESET	6	F	
1	E	Complement Array	SET	6	0	P ₀ P ₀
			RESET	6	1	
1	F	Complement Array	SET	6	2	P ₁ P ₁
			RESET	6	3	
1	A	Complement Array	SET	6	4	P ₂ P ₂
			RESET	6	5	
1	B	Complement Array	SET	6	6	P ₃ P ₃
			RESET	6	7	
1	C	Complement Array	SET	6	8	P ₄ P ₄
			RESET	6	9	
1	D	Complement Array	SET	6	A	P ₅ P ₅
			RESET	6	B	
1	E	Complement Array	SET	6	A	C
			RESET	6	B	
1	F	Complement Array	SET	6	C	C
			RESET	6	C	

TRANSITION TERM SELECT Table

COLUMN HEX ADDRESS		SELECTED TRANSITION TERM
I ₅ I ₄	I ₃ I ₂ I ₁ I ₀	
0	0	0
0	1	1
0	2	2
0	3	3
0	4	4
0	5	5
0	6	6
0	7	7
0	8	8
0	9	9
0	A	10
0	B	11
0	C	12
0	D	13
0	E	14
0	F	15
1	0	16
1	1	17
1	2	18
1	3	19
1	4	20
1	5	21
1	6	22
1	7	23
1	8	24
1	9	25
1	A	26
1	B	27
1	C	28
1	D	29
1	E	30
1	F	31
2	0	32
2	1	33
2	2	34
2	3	35
2	4	36
2	5	37
2	6	38
2	7	39
2	8	40
2	9	41
2	A	42
2	B	43
2	C	44
2	D	45
2	E	46
2	F	47
3	0	48
3	1	49

NOTES

1. A row address identifies a particular variable coupled to all transition terms.
2. With a variable selected by the row address the column address further selects a coupling fuse for each term.

PROGRAMMING SYSTEM SPECIFICATIONS¹ ($T_A = +25^\circ\text{C}$)

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{CCP} V _{CC} supply (program)	I _{CCP} = 550mA min Transient or steady state V _{CCP} = +8.50 ± .25V	8.25	8.5	8.75	V
V _{CCV} V _{CC} supply (verify)		4.75	5.0	5.25	V
I _{CCP} I _{CC} limit program		550		1,000	mA
V _{IH} Input voltage High		2.4		5.5	V
V _{IL} Input voltage Low		0	0.4	0.8	
I _H Input Current High	V _{IH} = +5.5V V _{IL} = 0V			50	μA
I _L Input Current Low				-500	
V _{IX} O.E. program enable level	V _{IX} = +10V I _{CKP} = 300 ± 25mA Transient or steady state	9.5	10	10.5	V
I _{CKP} O.E. program input current		16.0	17.0	18.0	mA
V _{CKV} CK supply (program) ³		1.25	1.5	1.75	V
I _{CKV} CK supply (idle)	I _{CKV} = 1mA max V _{CKP} = +17 ± 1V	275	300	325	mA
t _{CKP} CK supply current limit Verify time		1			μs
t _{RS} Reset pulse width		1			μs
t _{PS} Preset pulse width		1			μs
t _P Programming pulse width	10% to 90%	0.3	0.4	0.5	ms
t _D Pulse sequence delay		10			μs
t _R CK Pulse rise time		10		50	μs
t _{PVB} Program-Verify time per link			0.6		ms
D _{DC} Programming duty cycle				100	%
n _L Fusing attempts per link				2	cycle
V _S Verify threshold ⁴		1.4	1.5	1.6	V

NOTES


These are specifications which a Programming System must satisfy in order to be qualified by Signetics.

Bypass V_{CC} to GND with a 0.01μf capacitor to reduce voltage spikes.


Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

V_S is the sensing threshold of the FPLS output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.


3/O.E. OPTION PROGRAM-VERIFY SEQUENCE



“OR” ARRAY PROGRAM-VERIFY SEQUENCE (TYPICAL)



“AND” ARRAY PROGRAM-VERIFY SEQUENCE (TYPICAL)




NOTE


1. (P) and (N) represent respectively a programmed and non-programmed fuse, corresponding to logic "1" or "0" output voltage levels.

TEST ARRAY

STATE DIAGRAM



FPLS UNDER TEST



The FPLS may be subjected to AC and DC parametric tests prior to programming via an on chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.


Testing is accomplished by clocking the FPLS and applying the proper input sequence to I₀₋₇ as shown in the test circuit timing diagram.

TEST ARRAY PROGRAM (LOGIC)

		TRANSITION TERM																							
NO.	C	INPUT VARIABLE (I _m)										PRESENT STATE (P _s)													
		1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	5	4	3	2
48	A	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
49	●	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

OPTION (P/E)																H																																
OUTPUT TERM																																																
NEXT STATE (N _s)								OUTPUT FUNCTION (F _n)																																								
5	4	3	2	1	0	7	6	5	4	3	2	1	0	5	4	3	2	1	0																													
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		
H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

TEST CIRCUIT TIMING DIAGRAM



Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any Signetics' qualified programming equipment.

TEST ARRAY DELETED (LOGIC)

		TRANSITION TERM																							
NO.	C	INPUT VARIABLE (I _m)										PRESENT STATE (P _s)													
		1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	5	4	3	2
48	—	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
49	●	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	


OPTION (P/E)																H																													
OUTPUT TERM																																													
NEXT STATE (N _s)								OUTPUT FUNCTION (F _n)																																					
5	4	3	2	1	0	7	6	5	4	3	2	1	0	5	4	3	2	1	0																										
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

TEST ARRAY PROGRAM (MEMORY)



TEST ARRAY DELETED

SECTOR DATA	ADDRESS	v ^{4,5} A R
0:2	700	I ₀
0:1	701	
0:2	702	I ₁
0:1	703	
0:2	704	I ₂
0:1	705	
0:2	706	I ₃
0:1	707	
0:2	708	I ₄
0:1	709	
0:2	70A	I ₅
0:1	70B	
0:2	70C	I ₆
0:1	70D	
0:2	70E	I ₇
0:1	70F	
0:2	710	I ₈
0:1	711	
0:2	712	I ₉
0:1	713	
0:2	714	I ₁₀
0:1	715	
0:2	716	I ₁₁
0:1	717	
0:2	718	I ₁₂
0:1	719	
0:2	71A	I ₁₃
0:1	71B	
0:2	71C	I ₁₄
0:1	71D	
0:2	71E	I ₁₅
0:1	71F	
0:2	720	P ₀
0:1	721	
0:2	722	P ₁
0:1	723	
0:2	724	P ₂
0:1	725	

SECTOR DATA	ADDRESS	v ^{4,5} A R
0:2	726	P ₃
0:1	727	
0:2	728	P ₄
0:1	729	
0:2	72A	P ₅
0:1	72B	
0:3	72C	C ⁶
0:2	72D	
0:3	72E	N ₀
0:3	72F	
0:3	730	N ₁
0:3	731	
0:3	732	N ₂
0:3	733	
0:3	734	N ₃
0:3	735	
0:3	736	N ₄
0:3	737	
0:3	738	N ₅
0:3	739	
0:3	73A	F ₀
0:3	73B	
0:3	73C	F ₁
0:3	73D	
0:3	73E	F ₂
0:3	73F	
0:3	740	F ₃
0:3	741	
0:3	742	F ₄
0:3	743	
0:3	744	F ₅
0:3	745	
0:3	746	F ₆
0:3	747	
0:3	748	F ₇
0:3	749	

For memory type programmers, test array terms 48 and 49 have been mapped as the two least significant terms in the LOW group of Sector 7.

Note that addresses 74A to 7FF represent "empty" locations for which the only legal data is "0".

Since Sector 7 contains just 2 terms, the most significant digit of Sector Data is "0" and the least significant can only range from "0" to "3".

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

DESCRIPTION

82S106 (Open collector outputs) and 82S107 (3-state outputs) are bipolar Programmable ROM Patches organized as 48 words by 8 bits, addressed via a 16 bit programmable address comparator. Each word can be assigned a unique address by programming the comparator inputs High, Low, or Don't care via True/Complement or buffers.

The contents of each word are also programmable, and are enabled to the active-high Patch outputs only when a programmed address is detected, which causes the FLAG output to go Low. For all unprogrammed addresses, the device outputs remain High (82S106) or Hi-Z (82S107) while the FLAG output remains High. The FLAG is an open collector to allow wire-ANDing for expansion to more than 48 patch words.

82S106 and 82S107 are fully TTL compatible and can be programmed in the field following the fusing procedure outlined in this data sheet, or by means of commercially available equipment.

Both devices are available in commercial and military temperature ranges. For the commercial range (0°C to +75°C) specify 82S106/107, F or N, and for the military temperature range (-55°C to +125°C) specify 82S106/107, F, G, or R.


FEATURES

- Field programmable (Ni-Cr link)
- Address Inputs: 16
- Data Outputs: 8
- Patch Words: 48
- Address access time:
82S106/107—100ns Max
82S106/107—70ns Max
- Power dissipation: 600mW typ
- Input loading:
82S106/107: -150µA Max
82S106/107: -100µA Max
- Open collector Flag
- Output option:
82S106: Open collector
82S107: 3-state
- Output disabled state
3-state—Hi-Z
Open collector—Hi

APPLICATIONS

- ROM data modifications
- Memory address trap
- Digital filter
- Interrupt request/vector generator
- Data security encoder


PIN CONFIGURATION



TRUTH TABLE

? A _N - P _N	Flag	F0-7	
		82S106	82S107
NO	1	1	Hi-Z
YES	0	Stored Data	

LOGIC DIAGRAM




BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGI
SERIES 28**

FPRP LOGIC DIAGRAM



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING		UNIT
	Min	Max	
V _{CC} Supply voltage		+7	Vdc
V _{IN} Input voltage		+5.5	Vdc
V _{OUT} Output voltage		+5.5	Vdc
I _{IN} Input currents	-30	+30	mA
I _{OUT} Output currents		+100	mA
T _A Temperature range			°C
Operating	N82S106/107	0	+75
	S82S106/107	-55	+125
T _{STG} Storage	-65	+150	

THERMAL RATINGS

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS N82S106/107: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S106/107: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S106/107			S82S106/107			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IH} Input voltage ² High	V _{CC} = Max V _{CC} = Min V _{CC} = Min, I _{IN} = -18mA	2			2			V
V _{IL} Low				0.85			0.8	
V _{IC} Clamp ^{2,3}			-0.8		-1.2		-0.8	-1.2
V _{OH} Output voltage High (82S107) ^{2,4}	V _{CC} = Min I _{OH} = -2mA I _{OL} = 9.6mA I _{OL} = 4.8mA	2.4			2.4			V
V _{OL} Low ^{2,5} (F ₀₋₇)			0.35	0.45		0.35	0.50	
V _{OL} Low ^{2,5} (Flag)			0.35	0.45		0.35	0.50	
I _{IH} Input current High	V _{IN} = 5.5V V _{IN} = 0.45V		<1	25		<1	50	μA
I _{IL} Low			-10	-100		-10	-150	
I _{OLK} Output current Leakage ⁷	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 5.5V V _{OUT} = 0.45V V _{OUT} = 0V		1	40		1	60	μA
I _{O(OFF)} Hi-Z state (82S107) ⁶			1	40		1	60	μA
I _{OS} Short circuit (82S107) ^{3,7}			-20	-1	-40	-15	-1	-60
I _{CC} V _{CC} supply current ⁸	V _{CC} = Max		120	170		120	180	mA
C _{IN} Capacitance ⁶ Input	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		8			8		pF
C _{OUT} Output				17			17	

DC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
N82S106/107: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S106/107: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S106/107			S82S106/107			UNIT
			Min	Typ	Max	Min	Typ	Max	
T _{IA} Access time Address	Output Flag	Input Input		45	70		100	100	ns
T _{FL} Enable				40	55		40	80	

¹TES on following page.

BIPOLAR MEMORY


OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**


NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specification is not implied.
- All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
- All voltage values are with respect to network ground terminal.
- Test one at the time.
- Measured with the Patch enabled (A_N / P_N) and a logic high stored.
- Measured with a programmed logic condition for which the output under test is at low logic level when the Patch is enabled (A_N / P_N). Output sink current is applied thru a resistor to V_{CC} .
- Measured with the Patch disabled (A_N / P_N).
- Duration of short circuit should not exceed 1 second.
- t_{LCL} is measured with all inputs at 4.5V and the outputs open.


TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAM



TIMING DEFINITIONS

- T_{IA} Delay between latest Address variable change and when Data Output becomes stable.
- T_{FL} Delay between latest Address variable change and when Flag output becomes stable.
- The polarity of each output is set to active high (Fp function).
 - All outputs are at a low logic level.

RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable I_m (P-terms always logically "false").
- The "OR" Matrix contains all 48-P-terms

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28

ADDRESS COMPARATOR

Program P_n Address

Program one input at the time and one P-term at the time. Unused comparator inputs must be programmed as Don't Care for all programmed P-terms.

1. Set FE (pin 1) to VFEL, and VCC (pin 28) to VCCP.
2. Disable all device outputs by setting Flag (pin 19) to VIH.
3. Disable all comparator inputs by applying VIX to inputs I₀ through I₁₅.
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F₀ through F₅ with F₀ as LSB. Use standard TTL logic levels VOHF and VOLF.
- 5a. If the P-term contains neither I₀ nor I₀ (input is a Don't Care), fuse both I₀ and I₀ links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I₀, set to fuse the I₀ link by lowering the input voltage at I₀ from VIX to VIH. Execute step 6.
- 5c. If the P-term contains I₀, set to fuse the I₀ link by lowering the input voltage at I₀ from VIX to VIL. Execute step 6.
- 6a. After t_D delay, raise FE from VFEL to VFEH.
- 6b. After t_D delay, pulse the Flag input from VIH to VIX for a period t_p.
- 6c. After t_D delay, return FE input to VFEL.
7. Disable programmed input by returning I₀ to VIX.
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove VIX from all input variables.

5. Interrogate Input I₀ as follows:
 - A. Lower the input voltage at I₀ from VIX to VIH, and sense the logic state of output F₇.
 - B. Lower the input voltage at I₀ from VIH to VIL, and sense the logic state output F₇.

The state of I₀ contained in the P-term is determined in accordance with the following truth table:

I ₀	F ₇	COMPARATOR INPUT STATE CONTAINED IN P-TERM
0	1	I ₀
1	0	I ₀
0	0	I ₀
1	1	I ₀
0	1	Don't Care
1	1	Don't Care
0	0	(I ₀), (I ₀)
1	0	(I ₀), (I ₀)

Note that 2 tests are required to uniquely determine the state of the input contained in the P-term.

6. Disable verified input by returning I₀ to VIX.
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove VIX from all comparator inputs.

STORAGE MATRIX

Program Output Data

Program one output at the time for one P-term at the time.

1. Set FE to VFEL.
2. Disable the chip by setting Flag to VIH.
3. After t_D delay, set VCC to VCCS, and inputs I₆ through I₁₅ to VIH, VIL, or VIX.
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to comparator inputs I₀ through I₅, with I₀ as LSB.

5. To program a logic "0" at output F₀, force F₀ to VOPF.
- 6a. After t_D delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After t_D delay, pulse the Flag input from VIH to VIX for a period t_p.
- 6c. After t_D delay, return FE input to VFEL.
- 6d. After t_D delay, remove VOPF from output F₀.
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove VCCS from VCC.

Verify Output Data

1. Set FE to VFEL.
2. Disable the chip by setting Flag to VIH.
3. After t_D delay, set VCC to VCCS, and inputs I₀ through I₁₅ to VIH, VIL, or VIX.
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to comparator inputs I₀ through I₅.
5. After t_D delay, enable the chip by setting Flag to VIL.
6. To determine the status of each output link in the Storage Matrix, sense the state of outputs F₀ through F₇. The status of the link is given by the following truth table:

F _p	LINK
0	Fused
1	Present

7. Repeat steps 4 through 6 for all other P-terms.
8. Remove VCCS from VCC.

VERIFY P_n ADDRESS


1. Set FE to VFEL, and VCC to VCCP.
2. Enable F₇ output by setting Flag to VIX.
3. Disable all comparator inputs by applying VIX to inputs I₀ through I₁₅.
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F₀ through F₅.

BIPOLAR MEMORY


OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28

ADDRESS COMPARATOR PROGRAM-VERIFY SEQUENCE (TYPICAL)



STORAGE MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

PROGRAMMING SYSTEM SPECIFICATIONS¹ (T_A = +25° C)

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{CCS}	V _{CC} supply (program/verify Storage Matrix) ²	I _{CCS} = 550mA, min. Transient or steady state			V
I _{CCS}	I _{CC} limit	V _{CCS} = +8.50 ± .25V			mA
V _{IH}	Input voltage High	2.4	8.5	8.75	V
V _{IL}	Low	0	0.4	0.8	V
I _{IH}	Input current High	V _{IH} = +5.5V			μA
I _{IL}	Low	V _{IL} = 0V			-500
V _{OHF}	Forced output voltage High	2.4	8.5	8.75	V
V _{OLF}	Low	0	0.4	0.8	V
I _{OHF}	Output current High	V _{OHF} = +5.5V			μA
I _{OLF}	Low	V _{OLF} = 0V			-1
V _{IX}	Flag program enable level	9.5	10	10.5	V
I _{IX1}	Input current	V _{IX} = +10V			mA
I _{IX2}	Flag input current	V _{IX} = +10V			mA
V _{FEH}	FE supply (program) ³	16.0	17.0	18.0	V
V _{FEL}	FE supply (idle)	I _{FEH} = 300 ± 25mA, Transient or steady state			V
I _{FEH}	FE supply current limit	1.25	1.5	1.75	mA
V _{CCP}	V _{CC} supply (program/verify Address Comparator)	275	300	325	V
I _{CCP}	I _{CC} limit	I _{CCP} = 550mA, min. Transient or steady state			mA
V _{OPF}	Forced output (program)	4.75	5.0	5.25	V
I _{OPF}	Output current (program)	550		1,000	mA
T _R	FE pulse rise time	9.5	10	10.5	V
t _p	Flag programming pulse width	10		10	mA
t _D	Pulse sequence delay	10		10	μs
T _{PR}	Programming time	0.3	0.4	0.5	ms ⁵
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle	10	0.6	50	%
F _L	Fusing attempts per link	10		10	μs
V _S	Verify threshold ⁴	1.4	1.5	1.6	V

NOTES

These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
Bypass V_{CC} to GND with a 0.01μf capacitor to reduce voltage spikes.
Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

4. V_S is the sensing threshold of the FPRP output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
5. These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 28


LOGIC PROGRAMMING

The FPRP can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from memory patch specifications using the Program Table on the following page.

In this Table, the logic state of variables I and F associated with each Patch address P_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

"OR" ARRAY - (F)



"AND" ARRAY - (I),



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n.
2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

OBJECTIVE SPECIFICATION


**INTEGRATED FUSE LOGIC
SERIES 28**

FPRP PROGRAM TABLE (Memory)^{1,2}

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____ REV _____ DATE _____	THIS PORTION TO BE COMPLETED BY SIGNETICS CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
--	--

SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	SECTOR DATA	ADDRESS	VAR ^{3,4}
:	800	:	500	:	400	:	300	:	200	:	100	I ₀
:	801	:	501	:	401	:	301	:	201	:	101	
:	802	:	502	:	402	:	302	:	202	:	102	I ₁
:	803	:	503	:	403	:	303	:	203	:	103	
:	804	:	504	:	404	:	304	:	204	:	104	I ₂
:	805	:	505	:	405	:	305	:	205	:	105	
:	806	:	506	:	406	:	306	:	206	:	106	I ₃
:	807	:	507	:	407	:	307	:	207	:	107	
:	808	:	508	:	408	:	308	:	208	:	108	I ₄
:	809	:	509	:	409	:	309	:	209	:	109	
:	80A	:	50A	:	40A	:	30A	:	20A	:	10A	I ₅
:	80B	:	50B	:	40B	:	30B	:	20B	:	10B	
:	80C	:	50C	:	40C	:	30C	:	20C	:	10C	I ₆
:	80D	:	50D	:	40D	:	30D	:	20D	:	10D	
:	80E	:	50E	:	40E	:	30E	:	20E	:	10E	I ₇
:	80F	:	50F	:	40F	:	30F	:	20F	:	10F	
:	810	:	510	:	410	:	310	:	210	:	110	I ₈
:	811	:	511	:	411	:	311	:	211	:	111	
:	812	:	512	:	412	:	312	:	212	:	112	I ₉
:	813	:	513	:	413	:	313	:	213	:	113	
:	814	:	514	:	414	:	314	:	214	:	114	I ₁₀
:	815	:	515	:	415	:	315	:	215	:	115	
:	816	:	516	:	416	:	316	:	216	:	116	I ₁₁
:	817	:	517	:	417	:	317	:	217	:	117	
:	818	:	518	:	418	:	318	:	218	:	118	I ₁₂
:	819	:	519	:	419	:	319	:	219	:	119	
:	81A	:	51A	:	41A	:	31A	:	21A	:	11A	I ₁₃
:	81B	:	51B	:	41B	:	31B	:	21B	:	11B	
:	81C	:	51C	:	41C	:	31C	:	21C	:	11C	I ₁₄
:	81D	:	51D	:	41D	:	31D	:	21D	:	11D	
:	81E	:	51E	:	41E	:	31E	:	21E	:	11E	
:	81F	:	51F	:	41F	:	31F	:	21F	:	11F	
:	820	:	520	:	420	:	320	:	220	:	120	F ₀
:	821	:	521	:	421	:	321	:	221	:	121	F ₁
:	822	:	522	:	422	:	322	:	222	:	122	F ₂
:	823	:	523	:	423	:	323	:	223	:	123	F ₃
:	824	:	524	:	424	:	324	:	224	:	124	F ₄
:	825	:	525	:	425	:	325	:	225	:	125	F ₅
:	826	:	526	:	426	:	326	:	226	:	126	F ₆
:	827	:	527	:	427	:	327	:	227	:	127	F ₇

TYPICAL TABLE ENTRY



MEMORY PROGRAMMING

The FPRP can also be programmed with Memory programming equipment, in conjunction with the FPRP logic diagram. With Memory programming, all links at the AND and OR array cross-points are treated as memory locations with row-sector addresses. Rows are consecutively scanned while each sector addresses eight Product Terms P_n simultaneously. All necessary gate connections are first translated from the Address Patch table as "dot" connections at appropriate locations on the logic diagram. The "dot" connection pattern is then transferred to the corresponding Variable-Address locations on the Program Table using (0) = "dot", (1) = blank in a HEX format:

NOTES:

1. All HEX addresses denote programmable links at Row-Sector locations as shown on the FPRP logic diagram. Sector data specifies the programmed state of fusible links coupling the indicated variable to designated sets of terms. These are sectioned from left to right in HIGH and LOW groups of 4, to which HEX data is assigned in accordance with the definitions below. The LOW group corresponds to least significant HEX digit.
2. Since memory programmers display a continuous address field, 7 "empty" address fields exist between program table sectors, such as (000-OFF), (128-1FF), (228-2FF), etc. The only entry allowed in these fields is "00".
3. Even row addresses in the AND array correspond to links I.
4. Odd row addresses in the AND array correspond to links i.

PROGRAMMING DEFINITIONS

LINK	STATUS	CODE
⊛ or ⊛	CLOSED	0
+	OPEN	1

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC SERIES 28


WX TAPE CODING FORMAT

The FPRP Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar; nfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

A number of Program Tables can be se-




1. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

- 1. Customer Name _____
- 2. Customer TWX No. _____
- 3. Date _____
- 4. Purchase Order No. _____
- 5. Number of Program Tables _____
- 6. Total Number of Parts _____

2. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

- 1. Signetics Device No. _____
- 2. Program Table No. _____
- 3. Revision _____
- 4. Date _____
- 5. Customer Symbolized Part No. _____
- 6. Number of Parts _____

3. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:



COMPARATOR INPUT		
I_m	\bar{I}_m	Don't care
H	L	—(dash)

OUTPUT FUNCTION	
"1"	"0"
A	• (period)

NOTES

- 1. Enter (-) for unused inputs of all active P-terms.
- 2. Enter (A) for unused outputs of all active P-terms.
- 3. Unused inputs and outputs are FPRP terminals left floating.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk (*).
- Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.

BIPOLAR MEMORY


OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 28**

D. Program Table data blocks in MEMORY format are initiated with an STX character, and terminated with an ETX character.

Carriage return and line feed can be interspersed to achieve any preferred teletype printout from tape.

The body of the data consists of address/data information in accordance with the following ASCII-HEX (Space) format. Address field delimiters may be used to skip over "empty" sector areas:



Entries in the data field are made in groups of 8 bits. These are specified with hexadecimal characters $W_M W_L$ followed by a space to separate sequential address entries. In each 8-bit word W_M specifies the most significant 4 bits and W_L designates the least significant 4 bits.

Other ASCII-HEX formats (Percent, Apostrophe, Comma, etc.) are also acceptable. To insure compatibility with other formats consult Signetics or your programmer manual.

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 20**

DESCRIPTION

The 82S150 and the 82S151 are single level logic elements, consisting of 12 AND gates with fusible link connections for programming I/O polarity, I/O direction and output enable control.


All gates are linked to 6 inputs (I) and 12 bidirectional I/O lines (B). These yield variable I/O gate configurations via 3 direction control gates (D), ranging from 18 inputs to 12 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to each AND gate. The polarity of all gate outputs is individually programmable through a set of EX-OR gates for implementing AND/NAND logic functions. Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its inputs and output (DeMorgan's Theorem).

The 82S150 and the 82S151 are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Both devices are available in a 20-pin slim line package. For the commercial temperature range (0°C to +75°C) specify N82S150/151 N or F. For the military temperature range (-55°C to +125°C) specify S82S150/151 F only.

FUNCTIONAL DIAGRAM




FEATURES

- Field Programmable (Ni-Cr link)
- 6 inputs
- 12 AND gates
- 12 bidirectional I/O lines
- Active high or low outputs
- Programmable output enable
- Power dissipation: 650mW (typ)
- I/O propagation delay: 30ns (max)
- Input loading
N82S150/151: -100µA (max)
S82S150/151: -150µA (max)
- Output options
82S150: open collector
82S151: tri-state
- TTL compatible

APPLICATIONS

- Random gating functions
- Address decoding
- Code detectors
- Memory mapped I/O
- Fault monitors
- I/O port decoders

PIN CONFIGURATION



LOGIC FUNCTIONS

Typical Gate Functions:


At L = Open
 $X = A \cdot \bar{B} \cdot C \cdot \dots$

At L = Closed
 $X = A \cdot \bar{B} \cdot C \cdot \dots$
 $X = \bar{A} + B + \bar{C} + \dots$

NOTES:

1. For each of the 12 outputs, either function X (active-high) or \bar{X} (active-low) is available, but not both. The desired output polarity is programmed via link (L).
2. X, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

PGA LOGIC DIAGRAM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 20**

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+7	Vdc
V _{IN}	Input voltage		+5.5	Vdc
V _{OUT}	Output voltage		+5.5	Vdc
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _A	Temperature range			C°
	Operating			
	N82S150/151	0	+75	
T _{STG}	Storage	S82S150/151	-55	+125
			-65	+150

THERMAL RATINGS

TEMPERATURE	Military	Commercial
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS

N82S150/151: 0°C ≤ T_a ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V
 S82S150/151: -55°C ≤ T_a ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER		TEST CONDITION	N82S150/151			S82S150/151			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL}	Input voltage ³ Low	V _{CC} = Min V _{CC} = Max V _{CC} = Min, I _{in} = -18mA	2.0		.85	2.0		.80	V
V _{IH}	High								
V _{IC}	Clamp ^{3,4}								
V _{OL}	Output voltage Low ^{3,5}	V _{CC} = Min I _{OL} = 10mA I _{OL} = 10mA I _{OH} = -2mA	2.4		.5	2.4		.5	V
V _{OL}	Low ^{3,5}								
V _{OH}	High ^{3,6}								
I _{IL}	Input Current Low	V _{IN} = 0.45V V _{IN} = 5.5V			-100			-150	μA
I _{IH}	High								
I _{OLK}	Output Current Leakage (82S150)	V _{CC} = max V _{OUT} = 5.5V V _{OUT} = 5.5V V _{OUT} = .45V V _{OUT} = 0V			40			60	μA
I _{O(OFF)}	Hi-Z state (82S151)								
I _{OS}	Short circuit (82S151) ^{4,6,7}								
I _{CC}	V _{CC} supply current ⁸	V _{CC} = max		130	155		130	155	mA
C _{IN}	Capacitance Input	V _{CC} = 5V V _{IN} = 2.0V V _B = 2.0V			8			8	pF
C _B	I/O								

AC ELECTRICAL CHARACTERISTICS

R₁ = 470Ω, R₂ = 1KΩ
 N82S150/151: 0°C ≤ T_a ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S150/151: -55°C ≤ T_a ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER		TO	FROM	TEST CONDITIONS	N82S150/151			S82S150/151			UNIT
					Min	Typ ²	Max	Min	Typ ²	Max	
T _{PD}	Propagation delay	Output ±	Input ±	C _L = 30pF		25	30		25		ns
T _{OE}	Output enable	Output-	Input ±			20	25		25		ns
T _{OD}	Output disable ⁹	Output+	Input ±	C _L = 5pF		20	25		25		ns


NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at V_{CC} = 5V, T_A = 26°C
- All voltage values are with respect to network ground terminal.
- Test one at a time.
-
-
- Duration of short circuit should not exceed 1 second.
-
- Measured at V_T = V_{OL} + 0.5V.


OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 20**

TEST LOAD CIRCUIT




TIMING DIAGRAM



TIMING DEFINITIONS

- T_{PD}** Propagation delay between input and output.
- T_{OD}** Delay between input change and when output is off (Hi-Z or High).
- T_{OE}** Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 20**

LOGIC PROGRAMMING


In a virgin device all Ni-Cr links are intact.

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I and B associated with each gate G_n , D_n is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


I/O DIRECTION —(B)



EX-OR ARRAY —(B)



"AND" ARRAY —(I,B)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates G_n , D_n .
2. Any gate G_n , D_n will be unconditionally inhibited if any one of its (I, B) link pairs is left intact.


**OBJECTIVE SPECIFICATION
PGA PROGRAM TABLE (Logic)**

**INTEGRATED FUSE LOGIC
SERIES 20**

THIS PORTION TO BE COMPLETED BY SIGNETICS

CF (XXXX) _____
 CUSTOMER SYMBOLIZED PART # _____
 DATE RECEIVED _____
 COMMENTS _____

PROGRAM TABLE ENTRIES:



NOTES:

1. The FPGA is shipped with all links initially intact. Thus a background of "0" for all Gates, an "A" for Direction, and "L" for Output Polarity exists in the table, shown BLANK for clarity.
2. Unused I_m and B_n bits are normally programmed Don't Care (-).
3. Unused Gates can be left blank.
4. Disregard Polarity for Gates used only as inputs.

D2 =	_____
G0 =	_____
G1 =	_____
G2 =	_____
G3 =	_____
D1 =	_____
G4 =	_____
G5 =	_____
G6 =	_____
G7 =	_____
D0 =	_____
G8 =	_____
G9 =	_____
G10 =	_____
G11 =	_____

CUSTOMER NAME _____
 PURCHASE ORDER # _____
 SIGNETICS DEVICE # _____
 TOTAL NUMBER OF PARTS _____
 PROGRAM TABLE # _____ REV _____ DATE _____

PIN	GATE	DIR.	POL.	AND																					
				I								B													
				5	4	3	2	1	0	11	10	9	8	7	6	5	4	3	2	1	0				
D2																									
6	00																								
7	01																								
8	02																								
9	03																								
D1																									
11	04																								
12	05																								
13	06																								
14	07																								
D0																									
15	08																								
16	09																								
17	10																								
18	11																								
				PIN	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	8	7	6			

BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20

DESCRIPTION

The 82S152 and 82S153 are two-level logic elements, consisting of 32 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (\bar{I} , \bar{B}) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions.

The 82S152 and the 82S153 are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Both devices are available in a 20 pin slim line package. For the commercial temperature range (0°C to +75°C) specify N82S152/153 N or F. For the military temperature range (-55°C to +125°C) specify S82S152/153 F only.


FEATURES

- Field programmable (Ni-Cr links)
- 8 inputs
- 32 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active high or low outputs
- I/O propagation delay:
N82S152/153: 40ns (max)
S82S152/153: ns (max)
- Input loading
N82S152/153: -100A (max)
S82S152/153: -150A (max)
- Power dissipation:
650mW (typ)
- Output options:
82S152: open collector
82S153: tri-state
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATION




LOGIC FUNCTION

Typical product term:
 $P_n = A \cdot \bar{B} \cdot C \cdot D \dots$
Typical logic function:
At L = Closed
 $X = P_0 + P_1 + P_2 \dots$
At L = Open
 $X = \bar{P}_0 + \bar{P}_1 + \bar{P}_2 \dots$
 $X = \bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2 \dots$


NOTES

1. For each of the 10 outputs, either function X (active high) or \bar{X} (active low) is available, but not both. The desired output polarity is programmed via link (L).
2. X, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

FUNCTIONAL DIAGRAM



FPLA LOGIC DIAGRAM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER		RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+7	Vdc
V _{IN}	Input voltage		+5.5	Vdc
V _{OUT}	Output voltage		+5.5	Vdc
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _A	Temperature range			C°
	Operating			
	N82S152/153	0	+75	
	S82S152/153	-55	+125	
T _{STG}	Storage	-65	+150	

THERMAL RATINGS

TEMPERATURE	Millitary	Commer-cial
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS N82S152/153: 0°C ≤ T_A ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V
S82S152/153: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITION	N82S152/153			S82S152/153			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL} V _{IH} V _{IC}	Input voltage ³ Low High Clamp ^{3,4}							V
				.85			.80	
		2.0	.8	-1.2	2.0	.8	-1.2	
V _{OL} V _{OL} V _{OH}	Output voltage Low ^{3,5} Low ^{3,5} High ^{3,6}			.5			.5	V
		2.4			2.4			
I _{IL} I _{IH}	Input current Low High			-100 40			-150 50	μA
I _{OLK} I _{O(OFF)}	Output current Leakage (82S152) Hi-Z state (82S153)			40 40			60 60	μA
I _{OS}	Short circuit (82S153) ^{4,6,7}	-20		-70	-15		-85	mA
I _{CC}	V _{CC} supply current ⁸		130	155		130	155	mA
C _{IN} C _B	Capacitance Input I/O		8 15			8 15		pF

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1KΩ
N82S152/153: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S152/153: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	TEST CONDITIONS	N82S150/151			S82S150/151			UNIT
				Min	Typ	Max	Min	Typ	Max	
T _{PD}	Propagation delay	Output ±	Input ±		25	30		25		ns
T _{OE} T _{OD}	Output enable Output disable ⁹	Output- Output+	Input ± Input ±		20 20	25 25		25 25		ns


NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at V_{CC} = 5V, T_A = 25°C
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with +10V applied to I₇.
- Measured with +10V applied to I_{0,7}. Output sink current is supplied thru a resistor to V_{CC}.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with I_{0,7} and B_{0,g} at 4.5V.
- Measured at V_T = V_{OL} + 0.5V.


OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20

TEST LOAD CIRCUIT




TIMING DIAGRAM



TIMING DEFINITIONS

- PD Propagation delay between input and output.
- OD Delay between input change and when output is off (Hi-Z or High).
- OE Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



BIPOLAR MEMORY

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


EX-OR ARRAY - (B)



"AND" ARRAY - (I,B)



"OR" ARRAY - (B)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n, D_n.
2. Any gate P_n, D_n will be unconditionally inhibited if any one of its (I, B) link pairs is left intact.

OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20

FPLA PROGRAM TABLE (Logic)

THIS PORTION TO BE COMPLETED BY SIGNETICS

CF (XXXX) _____
 CUSTOMER SYMBOLIZED PART # _____
 DATE RECEIVED _____
 COMMENTS _____

PROGRAM TABLE ENTRIES:

I, B(i)		B(0)		B(0)	
INACTIVE	0	ACTIVE	A	HIGH	H
I_m, B_n	H	INACTIVE	0	LOW	L
I_m, B_n	L	(OR)		(POL.)	
Don't Care	-	(AND)			

NOTES

- The FPLA is shipped with all links initially intact. Thus a background of "O" for all Terms, and "H" for output polarity exists in the table, shown BLANK for clarity.
- Unused I_m and B_n bits in the AND array are normally programmed Don't Care (-).
- Unused product terms can be left blank.

POLARITY

TERM	AND																OR											
	I								B(i)								B(0)											
	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0																												
1																												
2																												
3																												
4																												
5																												
6																												
7																												
8																												
9																												
10																												
11																												
12																												
13																												
14																												
15																												
16																												
17																												
18																												
19																												
20																												
21																												
22																												
23																												
24																												
25																												
26																												
27																												
28																												
29																												
30																												
31																												
D9																												
D8																												
D7																												
D6																												
D5																												
D4																												
D3																												
D2																												
D1																												
D0																												
PIN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9										

BIPOLAR MEMORY



OBJECTIVE SPECIFICATION

**INTEGRATED FUSE LOGIC
SERIES 20**

DESCRIPTION

The 82S154/155/156/157/158/159 are Open Collector and Tri-state registered logic elements combining AND/OR gate arrays with clocked J/K flip-flops, optionally convertible to D-type via a "foldback" inverting buffer. They all have similar organization, featuring respectively 4, 6, or 8 registered I/O outputs (F), in conjunction with 8, 6, or 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 AND gates and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (\bar{C}). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On chip T/C buffers couple either True (I, B, Q) or Complement (i, \bar{B} , \bar{Q} , \bar{C}) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of OR gates drives bidirectional I/O lines (B), whose output polarity is individually programmable thru a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops, as well as asynchronous Preset and Reset lines (P, R), (except the 82S158/159, where AND functions are provided).

All flip-flops are positive edge trigger and can be used as input, output, or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering input (I) and programmable output select lines (E).

The 82SXXX are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

All devices are available in a 20-pin, slim line package. For the commercial temperature range (0°C to +75°C) specify N82SXXX N or F. For the military temperature range (-55°C to +125°C) specify S82SXXX F only.

FLIP-FLOP TRUTH TABLE

VCC	$\bar{O.E.}$	L	CK	P	R	J	K	Q	F	
	H								H/HIZ	
+5	↓	L	X	X	X	L	X	X	L	
		L	X	X	H	L	X	X	H	
	↑	L	X	X	L	H	X	X	L	
		L	X	X	L	H	X	X	H	
		L	L	↑	L	L	L	L	Q	\bar{Q}
		L	L	↑	L	L	L	H	L	H
	H	L	↑	L	L	H	H	\bar{Q}	Q	
		H	↑	L	L	L	H	L	H*	L*

NOTES

- Positive Logic:
 $J/K = T_0 + T_1 + T_2 \dots T_{47}$
 $T_n = \bar{C} \cdot (I_0 \cdot I_1 \cdot I_2 \dots) \cdot (Q_0 \cdot Q_1 \dots) \cdot (B_0 \cdot B_1 \dots)$
- ↑ denotes transition from Low to High level.
- X = Don't Care
- * = Forced at I/O pin to load J/K flip-flop when L is enabled via steering input(s) I, B.
- At P = R = H, Q = H. The final state of Q depends on which is released first.


FEATURES

- Field programmable (Ni-Cr link)
- 4 Inputs
- 32 AND gates
- 21 OR gates
- Bidirectional I/O lines:
 - 82S154/155—8
 - 82S156/157—6
 - 82S158/159—4
- Bidirectional Registers:
 - 82S154/155—4
 - 82S156/157—6
 - 82S158/159—8
- J/K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- Active high or low outputs
- Programmable $\bar{O.E.}$ control
- Positive edge trigger clock
- Power-on preset to all "1"
- Clock frequency:
 - N82SXXX: 15 MHz (max)
 - S82SXXX: MHz (max)
- Input loading:
 - N82SXXX: -100µA (max)
 - S82SXXX: -150µA (max)
- Power dissipation: 650mW (typ)
- Output options:
 - 82S154/6/8: Open Collector
 - 82S155/7/9: Tri-state
- TTL Compatible

APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers


FUNCTIONAL DIAGRAM



NOTES

- For 82S156/7, $\bar{O.E.}$ is not programmable.
- For 82S154/5/6/7, P and R are "OR" functions.

PIN CONFIGURATION



PIN DESIGNATION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	CLOCK The clock input to all flip-flops. A Low-to-High transition on this line is necessary to update the contents of flip-flops.	Active-High
2-5	I ₀₋₃	INPUTS Fixed logic inputs to the AND array	Active-High/Low (user defined)
6-9	B ₀₋₃	STATIC I/O PINS Bidirectional external inputs to the AND array, or outputs from the OR array, programmable via control gates D ₀₋₃ .	Active-High/Low (user defined)
11	O.E.	OUTPUT ENABLE Provides output enable functions E _A and E _B to flip-flop banks F ₀₋₃ and F ₄₋₇ respectively. May be programmed for external control, enable, or disable of flip-flop outputs.	Active-Low
12, 13	(B _n /F _n)*	STATIC OR REGISTERED I/O PINS Bidirectional static or registered I/O pins, dependent on device configuration.	Active-High/Low (user defined)
14-17	(F _n)*	REGISTERED I/O PINS Bidirectional flip-flop outputs or direct load inputs, selected via control gates L _{A-B} in conjunction with E _{A-B} output enables.	Active-Low
18, 19	(B _n /F _n)*	STATIC OR REGISTERED I/O PINS Same as 12, 13.	Active-High/Low (user defined)

(*) Value of (n) is device dependent. Refer to circuit diagrams.

LOGIC FUNCTION

COMBINATORIAL


Typical Product Term: $P_n = A \cdot \bar{B} \cdot \bar{C} \cdot D \cdot \bar{E} \cdot \dots$

Typical Logic Function: At X = Open $Y = P_0 + P_1 + P_2 + \dots$

at D_y = "1" At X = Closed $Y = \bar{P}_0 + \bar{P}_1 + \bar{P}_2 + \dots$
 $= \bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2 \cdot \dots$

SEQUENTIAL (J/K type)

Typical State Transition:



SET Q₀: $J_0 = (\bar{Q}_2 \cdot Q_1 \cdot \bar{Q}_0) \cdot \bar{A} \cdot \bar{B} \cdot C \dots$
 $K_0 = 0$

RESET Q₁: $J_1 = 0$
 $K_1 = (\bar{Q}_2 \cdot Q_1 \cdot \bar{Q}_0) \cdot \bar{A} \cdot \bar{B} \cdot C \dots$

HOLD Q₂: $J_2 = 0$
 $K_2 = 0$


NOTES

- For each of the combinatorial outputs, either function L (active-high) or \bar{L} (active-low) is available, but not both. The desired output polarity is programmed via link (X).
- L, A, B, C, etc. are user defined connections to fixed inputs (I), bidirectional pins (B), "foldback" register outputs (Q), and Complement Array (\bar{C}).
- Sequential state transitions occur on the positive edge of clock. External flip-flop outputs are given by $F_n = \bar{Q}_n$.
- For D-type flip-flops, $K_n = \bar{J}_n$. For T-type flip-flops, $K_n = J_n$.

BIPOLAR MEMORY


FPLS LOGIC DIAGRAM

82S154 / 155



FPLS LOGIC DIAGRAM


82S156/157



BIPOLAR MEMORY

FPLS LOGIC DIAGRAM

82S158/159



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING		UNIT
	Min	Max	
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _{OUT}	Output voltage	+5.5	Vdc
I _{IN}	Input currents	-30	mA
I _{OUT}	Output currents	+100	mA
T _A	Temperature range		°C
T _A	Operating	0	+75
		-55	+125
T _{STG}	Storage	-65	+150

THERMAL RATINGS

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

DC ELECTRICAL CHARACTERISTICS N82S154/5/6/7/8/9: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S154/5/6/7/8/9: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S154/5/6/7/8/9			S82S154/5/6/7/8/9			UNIT			
		Min	Typ ²	Max	Min	Typ ²	Max				
V _{IH} V _{IL} V _{IC}	Input voltage ³ High Low Clamp ^{3,4}	V _{CC} = Max V _{CC} = Min V _{CC} = Min, I _{IIN} = -18mA			2		0.85 -1.2	2		0.8 -1.2	V
V _{OH} V _{OL} V _{OL}	Output voltage High (82S155/7/9) ^{3,5} Low ^{3,6} Low ^{3,6}	V _{CC} = Min I _{OH} = -2mA I _{OL} = 10mA I _{OL} = 10mA			2.4	0.35	0.5	2.4		0.35 0.5	V
I _{IH} I _{IL} I _{IL}	Input current High Low Low (CK input)	V _{IN} = 5.5V V _{IN} = 0.45V V _{IN} = 0.45V				<1 -10 -50	40 -100 -250		<1 -10 -50	50 -150 -350	µA
I _{OLK} I _{O(OFF)}	Output current Leakage ⁷ Hi-Z state (82S155/7/9) ⁷	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 5.5V V _{OUT} = 0.45V V _{OUT} = 0V				1 1 -1	40 40 -40		1 1 -1	60 60 -60	µA
I _{OS}	Short circuit (82S155/7/9) ^{4,6,7}				-20		-70	-15		-85	mA
I _{CC}	V _{CC} supply current ⁹	V _{CC} = Max				130	155		130	155	mA
C _{IN} C _{OUT}	Capacitance ⁷ Input Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V				8 15			8 15		pF

NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- All voltage values are with respect to network ground terminal.
- Test one at a time.
-
-
- Measured with V_{IH} applied to $\overline{O.E.}$.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with the $\overline{O.E.}$ input grounded, all other inputs at 4.5V and the outputs open.

BIPOLAR MEMORY

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega, R_2 = 1k\Omega$


N82S154/5/6/7/8/9: $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}, 4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S154/5/6/7/8/9: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}, 4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	TEST CONDITIONS	N82S154/5/6/7/8/9/			S82S154/5/6/7/8/9/			UNIT	
				Min	Typ ¹	Max	Min	Typ ¹	Max		
Pulse width T _{CKH} Clock ² high T _{CKL} Clock low T _{CKP} Period T _{PRH} Preset/Reset pulse	CK-	CK+		25	20			20		ns	
				25	20			20			
				65	50			50			
				25	20			20			
Set up time T _{IS1} Input T _{IS2} Input (through F _n)	CK+	(I,B)±	C _L = 30pF	35	30			30		ns	
				10	5			5			
Hold time T _{IH1} Input T _{IH2} Input	CK+	(I,B)±	C _L = 30pF		-10	0		-10		ns	
					-5	0		-5			
Propagation delay T _{CKO} Clock T _{OE1} Output enable T _{TOD1} Output disable ³ T _{PD} Output T _{OE2} Output enable T _{TOD2} Output disable ³ T _{PRO} Preset/Reset T _{PPR} Power-on preset	F±	CK+	C _L = 5pF		25	30		25		ns	
				O.E.-		20	25		20		
					O.E.+		20	25			20
				(I,B)±			35	40			35
					C _L = 30pF		35	40			35
				C _L = 5pF			35	40			35
C _L = 30pF		50	65			50					
			0	10		0					


NOTE

1. All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
2. To prevent spurious clocking, clock rise time (10%-90%) $\leq 10\text{ns}$.
3. Measured at $V_T = V_{OL} + 0.5\text{V}$.




TEST LOAD CIRCUIT



VOLTAGE WAVEFORM





TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

- T_{CKH}** Width of input clock pulse.
- T_{CKL}** Interval between clock pulses.
- T_{CKP}** Clock period.
- T_{PRH}** Width of preset input pulse.
- T_{IS1}** Required delay between beginning of valid input and positive transition of clock.
- T_{IS2}** Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
- T_{IH1}** Required delay between positive transition of clock and end of valid input data.
- T_{IH2}** Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
- T_{CKO}** Delay between positive transition of clock and when Outputs become valid (with $\overline{O.E.}$ low).
- T_{OE1}** Delay between beginning of Output Enable Low and when Outputs become valid.
- T_{OD1}** Delay between beginning of Output Enable High and when Outputs are in the off state.
- T_{PD}** Propagation delay between combinational inputs and outputs.
- T_{OE2}** Delay between predefined Output Enable High, and when combinational Outputs become valid.
- T_{OD2}** Delay between predefined Output Enable Low and when combinational Outputs are in the off state.
- T_{PRO}** Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.
- T_{PPR}** Delay between V_{CC} (after power-on) and when flip-flop outputs become preset at "0" (internal Q outputs at "1").

TIMING DIAGRAMS (Cont'd)



OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20

LOGIC PROGRAMMING


The FPLS can be programmed by means of Logic Programming equipment.

OR input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In this Table, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

With Logic programming, the AND/OR/EX-


"AND" ARRAY - (I), (B), (Qp)




"COMPLEMENT ARRAY" - (C)




"OR" ARRAY - (Q TYPE)



"OR" ARRAY - (Q = D)




"OR" ARRAY - (Q = J-K)




OBJECTIVE SPECIFICATION

INTEGRATED FUSE LOGIC
SERIES 20


"OR" ARRAY - (S or B), (P), (R)



"EX-OR" ARRAY - (B)



"O.E." ARRAY - (E)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n .
2. Any gate $(T, L, P, R, D)_n$ will be unconditionally inhibited if any one of the I, B, or Q link pairs is left intact.
3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n .
4. Links in the O.E. array are not isolated from each other, so that $E_A = 0$ and $E_A = \bullet$ are logically equivalent. Thus if register bank A is enabled with $E_A = 0$, then E_B can either be idle, enabled or disabled, but not controlled (and vice versa).

MILITARY

MILITARY PRODUCTS/ PROCESS LEVELS

The Signetics MIL 38510/883 Program is organized to provide a broad selection of processing options, structured around the most commonly requested customer flows. The program is designed to provide our customers:

- Fully compliant 883 flows on all products.
- Standard processing flows to help minimize the need for custom specs.
- Cost savings realized by using standard processing flows in lieu of custom flows.
- Better delivery lead times by minimizing spec negotiation time, plus allows customer to buy product off-the-shelf or in various stages of production rather than waiting for devices started specifically to custom specs.

The following explains the different processing options available to you. Special device marking clearly distinguishes the type of screening performed. Refer to Tables 2, 3, 4 and 5.

JAN QUALIFIED (JB)

JAN Qualified product is designed to give you the optimum in quality and reliability. The JAN processing level is offered as the result of the government's product standardization programs, and is monitored by the Defense Electronic Supply Center (DESC), through the use of industry-wide procedures and specifications.

JAN Qualified products are manufactured, processed and tested in a government certified facility to Mil-M 38510, and appropriate device slash sheet specifications. Design documentation, lot sampling plans, electrical test data and qualification data for each specific part type has been approved by the Defense Electronic Supply Center (DESC) and products appear on the DESC Qualified Products List (QPL-38510).

Group B testing, per Mil-Std-883 Method 5005, is performed on each six weeks of production on each slash sheet for each package type. Group C, per Mil-Std-883 Method 5005, is performed every ninety days for each microcircuit group. Group D testing, per Mil-Std-883 Method 5005, is performed every six months for each package type.

In addition to the common specs used throughout the industry for processing and testing, JAN Qualified products also possess a requirement for a standard marking used throughout the IC industry.

JAN CASE OUTLINE AND LEAD FINISH	SIGNETICS MILITARY PACKAGE TYPES						
	CAN		DUAL-IN-LINE				
	8-PIN	10-PIN	8-PIN	14-PIN	16-PIN	18-PIN	24-PIN
PB	—	—	FE	—	—	—	—
CB	—	—	—	F	—	—	—
EB	—	—	—	—	F	—	—
JB	—	—	—	—	—	—	F
DB	—	—	—	W	—	—	—
FB	—	—	—	—	W	—	—
ZC	—	—	—	—	—	—	Q
GC	H	—	—	—	—	—	—
IC	—	H	—	—	—	—	—
VB	—	—	—	—	—	I	—

All products listed are also available in Die form.

Table 1 MILITARY PACKAGE AVAILABILITY

	JB	RB	RC
	Jan Qualified	883B	883C
54	X	X	X
54LS	X	X	X
54S	X	X	X
82	X	X	X
8T	—	X	X
93XX	X	X	X
96XX	—	X	X
Analog	X	X	X
Bipolar Memory	X	X	X
Microprocessor	—	X	X

Table 2 MILITARY SUMMARY

MIL-STD-883, LEVEL B

Processing to this option is ideal when no JAN slash sheets are released on devices required. Product is processed to Mil-Std-883 Method 5004, and is 100% electrically tested to industry data sheets. Devices are selectively available as custom processed parts with electricals screened to the JAN Slash Sheets.

MIL-STD-883, LEVEL C

If you need a Military temp, range device, but do not require burn in screening performed, our 883C product is ideal. 883C parts are the standard full Mil-Temperature range product to the Signetics data sheet parameters and screened to MIL-STD-883, Class C.

MILITARY GENERIC DATA

Signetics has a new program for those customers who require quality conformance data on their products. This program allows our customers to obtain reliability information without the necessity of running Groups B, C and D inspections for their particular purchase order. It provides for the customer something that has not been readily avail-

able before in the semiconductor industry in that all Military Generic Data is controlled and audited by both Government Inspection in the case of JAN data and Signetics Quality Assurance.

Signetics Military Generic Data is compiled by the Military Products Division based on data from 1) JAN quality conformance lots, and 2) Data generated by quality conformance lots run for other reliability programs. Refer to Table 4.

A Military Generic family is defined as consisting of die function and package type families.

Military Generic Data

- Allows our customers to qualify Signetics products based on existing quality conformance data performed at Signetics.
- Allows our customers to reduce costs and improve deliveries.
- Provides assurance that all Signetics die function families and packages meet Mil-M-38510 and customer reliability requirements.
- Provides an attributes summary to the customer backed by lot identity and traceability.

PROCESS LEVEL AND MARKETING	PRE-CAP VISUAL	BURN IN	FUNCTIONAL TEST	DC/AC @25°C	DC/AC @TEMP	QPL	OFFSHORE
JB JM38510XXXXX	2010, Cond. B	Yes	100%	100%	100%	Yes	No
RB SXXXX883B	2010, Cond. B	Yes	100%	100%	100%	No	Yes
RC SXXXX883C	2010, Cond. B	No	100%	100% dc Sample ac	Sample dc only	No	Yes

Table 3 MILITARY PRODUCTS PROCESSING MATRIX

QUALIFIED	QUALIFIES	OPTION 1	OPTION 2
SUB-GROUPS			
A*	Electrical Test		
B	Package—Same package construction and lead finish.	Data selected from devices manufactured within 6 weeks of the manufacturing period on the same production line through final seal.	Data selected from devices manufactured within 24 weeks of manufacturing period.
C	Die/Process—Devices representing the same process families.	Data selected from representative devices from the same microcircuit group and sealed within 12 weeks of the manufacturing period.	Data selected from the representative devices from the same microcircuit group and sealed within 48 weeks of the manufacturing period.
D	Package—Same package construction and lead finish.	Data selected from the devices representing the same package construction and lead finish manufactured within the 24 weeks of manufacturing period. If specific data not available, Option 2 will be supplied	Data selected from the devices representing the same package construction and lead finish manufactured within the 52 weeks of manufacturing period.

NOTE*
Group A is performed on each lot or subplot of Signetics devices.

Table 4 DEFINITION AND QUALIFYING MANUFACTURING PERIODS FOR GENERIC DATA

DESCRIPTION OF REQUIREMENTS AND SCREENS	MIL-M-38510 AND MIL-STD-883 REQUIREMENTS, METHODS AND TEST CONDITIONS	REQUIREMENT	PROCESSING LEVELS			
			CLASS S	JAN QUALIFIED (JB)	883B (RB)	883C (RC)
General Mil-M-38510	The Manufacturer shall establish and implement a Products Assurance Program Plan and provide for a manufacturer survey by the qualifying activity, Para. 3.4.1.1	—	X	X	N/A	N/A
1. Pre-Certification						
A. Product Assurance Program Plan						
B. Manufacturer's Certification						
2. Certification	Received after manufacturer has completed a successful survey, Para. 3.4.1.2	—	X	X	N/A	N/A
3. Device Qualification	Device qualification shall consist of subjecting the desired device to groups A, B, C & D of method 5005 to tightened LTPD, Para. 3.4.1.2	—	X	X	N/A	N/A
4. Traceability	Traceability maintained back to a production lot Para. 3.4.6	—	X	X	X	X
5. Country of Origin	Devices must be manufactured, assembled, and tested within the U.S. or its territories, Para. 3.2.1	—	X	X	N/A	N/A
Screening Per Method 5004 of Mil-Std-883						
6. Internal Visual (Precap)	2010, Cond. A or B	100%	XA	XB	XB	XB
7. Stabilization Bake	1008, Cond. C Min; (24 Hrs @ 150°C)	100%	X	X	X	X
8. Temperature Cycling*	1010, Cond. C; (10 cycles, -65°C to +150°C)	100%	X	X	X	X
*For Class B and C devices thermal shock may be substituted, 1011, Cond. A; (15 cycles, 0° to +100°C)						
9. Constant Acceleration	2001, Cond. E; (30kg in YI Plane)	100%	X	X	X	X
10. Visual Inspection	There is no test method for this screen; it is intended only for the removal of "Catastrophic Failures" defined as "Missing Leads, Broken Packages or Lids Off." 1014	100%	X	X	X	X
11. Seal (Hermeticity)						
A. Fine	Cond. A or B (5.0 X 10 ⁻⁶ CC/Sec)	100%	X	X	X	X
B. Gross	Cond. C2 Min.	100%	X	X	X	X
12. Interim Electricals (Pre Burn-In)	Per applicable device specification	100% Optional	100% Read & Record	Slash Sheet	Data Sheet	N/A
13. Burn-In	1015, Cond. as specified (160 hrs. Min. at 125°C)	100%	100% 240 hrs.	X	X	N/A
14. Final Electricals	Per applicable Device Specification	100%	100% Read & Record	Slash Sheet	Data Sheet	Data Sheet
A. Static Tests @ 25°C	Sub Group 1		X	X	X	X
B. Static Tests @ +125°C	Sub Group 2		X	X	X	N/A
C. Static Tests @ -55°C	Sub Group 3		X	X	X	N/A

Table 5 REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS

DESCRIPTION OF REQUIREMENTS AND SCREENS	MIL-M-38510 AND MIL-STD-883 REQUIREMENTS, METHODS AND TEST CONDITIONS	REQUIREMENT	PROCESSING LEVELS			
			CLASS S	JAN QUALIFIED (JB)	883B (RB)	883C (RC)
D. Dynamic Test @25°C	Sub Group 4 (for Linear Product Mainly)		X	X	X	X
E. Functional Test @25°C	Sub Group 7		X	X	X	X
F. Switching Test @25°C	Sub Group 9		X	X	X	N/A
15. Percent Defective allowable (PDA)	A PDA of 10% is a normal requirement applied against the static tests @25°C (A-1). This is controlled by the slash sheets for JB products. For RB 10% is standard	10%	10% 3% Funct'l	X	X	N/A
16. Marking	Fungus Inhibiting Paint	100%	As Req'd	JM38510 / XXXX Slash Sheet #	S X X X X 883B	SXXXX 883C
17. X-Ray	2012		100%	N/A	N/A	N/A
18. External Visual	2009	100%	X	X	X	X
Quality Conformance Inspection per Method 5005 of Mil-Std 883						
19. Group A	Electrical Tests-Final Electricals (#14 above) repeated on a sample basis. (Sub Groups 1 thru 12 as specified.)	Each Lot	X	X	X	X
20. Group B	Package functional and constructional related test I.E. package dimensions, resistance to solvents, internal visual & mechanical, bond strength & solderability.	Every 6 week per pkg. group	X	X	Generic Data Available	
21. Group C	Die related tests I.E. 1,000 hr. operating life, temperature cycling, & constant acceleration.	Every 3 months per circuit type	X	X	Generic Data Available	
22. Group D	Package related tests I.E. physical dimensions, lead fatigue, thermal shock, temperature cycle, moisture resistance, mechanical shock, vibration variable frequency constant acceleration, & salt atmosphere.	Every 6 months per package type	X	X	Generic Data Available	

Table 5 REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS (Cont'd)

LOGIC—5400 SERIES

DEVICE	DESCRIPTION	JM38510 SLASH SHEET	JAN QUALIFIED		MIL-STD 883	
			DIP	FLAT- PACK	DIP	FLAT- PACK
5400	Quad 2-Input NAND Gate	/00104	1	1	F	W
5403	Quad 2-Input NAND Gate with o/c	/00109	—	—	F	—
5404	Hex Inverter	/00105	1	1	F	W
5411	Triple 3-Input AND Gate	—	—	—	F	W
5414	Hex Schmitt Trigger	/15102	—	—	F	W
5420	Dual 4-Input NAND Gate	/00102	1	1	F	W
5426	Quad 2-Input NAND Gate with o/c	/00805	1	—	F	—
5432	Quad 2-Input OR Gate	/16101	1	1	F	W
5442	BCD-to-Decimal Decoder	/01001	1	1	F	W
5443	Excess 3-to-Decimal Decoder	/01002	—	—	F	W
5444	Excess 3-Gray-to-Decimal Decoder	/01003	—	—	F	W
5446A	BCD-to-7 Segment Decoder/Driver	/01006	—	—	F	W
5447A	BCD-to-7 Segment Decoder/Driver	/01007	—	—	F	W
5453	4-Wide 2-Input AOI Gate (Expandable)	/00503	—	—	F	W
5473	Dual J-K Master-Slave Flip-Flop	/00202	1	1	F	W
5470	Dual D-Type Edge-Triggered Flip-Flop	/00205	—	—	F	W
5475	Quad Bistable Latch	/01501	1	1	F	W
5476	Dual J-K Master-Slave Flip-Flop	/00204	1	1	F	W
5477	Quad Bistable Latch	/01502	—	—	—	W
5416	4-Bit Binary Full Adder	/00602	—	—	F	W
5485	4-Bit Magnitude Comparator	/15001	1	1	F	W
5486	Quad 2-Input Exclusive-OR Gate	/00701	1	1	F	W
5491	8-Bit Shift Register	—	—	—	F	W
5493	4-Bit Binary Counter	/01302	1	1	F	W
5494	4-Bit Shift Register {PISO}	—	—	—	F	W
5496	5-Bit Shift Register	/00902	1	1	F	W
54109	Dual J-K Positive Edge-Triggered Flip-Flop	—	—	—	F	W
54116	Dual 4-Bit Latch with Clear	/01503	1	—	F	W
54121	Monostable Multivibrator	/01201	1	1	F	W
54122	Retriggerable Monostable Multivibrator	/01202	—	—	—	—
54123	Retriggerable Monostable Multivibrator	/01203	1	1	F	W
54132	Quad Schmitt Trigger	/15103	1	1	F	W
54148	8-Line to 3-Line Priority Encoder	/15602	—	—	F	W
54151	8-Line to 1-Line Mux	/01406	1	1	F	W
54152	8-Line to 1-Line Mux	—	—	—	F	W
54153	Dual 4-Line to 1-Line Mux	/01403	1	1	F	W
54154	4-Line to 16-Line Decoder/Demux	/15201	1	—	F	W
54151	Quad 2-Input Data Selector {non-inv.}	/01405	1	1	F	W
54158	Quad 2-input Data Selector {inv.}	—	—	—	F	W
54160	Synchronous 4-Bit Decade Counter	/01303	1	1	F	W
54161	Synchronous 4-Bit Binary Counter	/01306	1	1	F	W
54163	Synchronous 4-Bit Binary Counter	/01304	1	1	F	W
54164	8-Bit Parallel-Out Serial Shift Register	/00903	1	—	F	—
54165	Parallel-Load 8-Bit Shift Register	/00904	*	*	F	W
54174	Hex D-Type Flip-Flop with Clear	/01701	1	1	F	W
54175	Quad D-Type Edge-Triggered Flip-Flop	/01702	1	1	F	W
54180	8-Bit Odd/Even Parity Checker	/01901	1	1	F	W
54181	4-Bit Arithmetic Logic Unit	/01101	1	—	F	—
54190	Synchronous Up/Down Counter (BCD)	—	—	—	*	*
54191	Synchronous Up/Down Counter (Binary)	—	—	—	*	*
54193	Synchronous 4-Bit Binary Up/Down Counter	/01309	1	1	F	W
54194	4-Bit Bidirectional Universal Shift Register	/00905	1	1	F	W
54279	Quad S-R Latch	—	—	—	F	W
54365A	Hex Buffer w/Common Enable (3-State)	/16301	1	—	F	R
54366A	Hex Buffer w/Common Enable (3-State)	/16302	1	—	F	R
54367A	Hex Buffer, 4-Bit and 2-Bit (3-State)	/16303	1	—	F	R
54368A	Hex Buffer, 4-Bit and 2-Bit (3-State)	/16304	1	—	F	R
9309	Dual 4 Input Multiplexer	/01404	1	1	F	W

NOTE
 * = QPLI 2 = QPLI * = In process

LOGIC—54LS SERIES

DEVICE	DESCRIPTION	JM385 10 SLASH SHEET	JAN QUALIFIED		MIL-STD 883	
			DIP	FLAT- PACK	DIP	FLAT- PACK
54LS00	Quad 2-Input NAND Gate	/30001	1	1	F	W
54LS02	Quad 2-Input NOR Gate	/30301	1	1	F	W
54LS04	Hex Inverter	/30003	1	1	F	W
54LS08	Quad 2-Input AND Gate	/31004	1	1	F	W
54LS10	Triple 3-Input NAND Gate	/30005	1	1	F	W
54LS14	Hex Schmitt Trigger	/31302	1	1	F	W
54LS20	Dual 4-Input NAND Gate	/30007	1	1	F	W
54LS28	Quad 2-Input NOR Buffer	/30204	—	—	F	W
54LS30	8-Input NAND Gate	/30009	—	—	F	W
54LS32	Quad 2-Input OR Gate	/30501	1	1	F	W
54LS37	Quad 2-Input NAND Buffer	/30202	1	1	F	W
54LS42	BCD-to-Decimal Decoder	/30703	1	1	F	W
54LS51	Dual 2-Wide 2-Input AO1 Gate	/30401	—	—	F	W
54LS73	Dual J-K Master-Slave Flip-Flop	/30101	2	2	F	W
54LS74	Dual D-Type Edge-Triggered Flip-Flop	/30102	1	1	F	W
54LS75	Quad Bistable Latch	31601	2	2	F	W
54LS76	Dual J-K Master-Slave Flip-Flop	30110	1	1	F	W
54LS83A	4-Bit Binary Full Adder	/31201	—	—	F	W
54LS85	4-Bit Magnitude Comparator Gate	/31101	1	1	F	W
54LS86	Quad 2-Input Exclusive-OR Gate	/30502	1	1	F	W
54LS90	Decade Counter	/31501	1	1	F	W
54LS92	Divide-by-Twelve Counter	/31510	1	1	F	W
54LS93	4-Bit Binary Counter	/31502	1	1	F	W
54LS95	4-Bit Left-Right Shift Register	/30603	1	1	F	W
54LS96	5-Bit Shift Register	/30604	1	1	F	W
54LS107	Dual J-K Master-Slave Flip-Flop	/30108	1	1	F	W
54LS109	Dual J-K Positive Edge-Triggered Flip-Flop	/30109	1	1	F	W
54LS112	Dual J-K Negative Edge-Triggered Flip-Flop	/30103	1	1	F	W
54LS113	Dual J-K Negative Edge-Triggered Flip-Flop	/30104	1	1	F	W
54LS125	Quad Bus Buffer Gate w/3-State Outputs	/32301	1	1	F	W
54LS126	Quad Bus Buffer Gate w/3-State Outputs	/32302	1	1	F	W
54LS13	Quad Schmitt Trigger	/31303	—	—	F	W
54LS136	Quad Exclusive-or with o/c	—	—	—	F	W
54LS138	3-to-8 Line Decoder/Demux	/30701	1	1	F	W
54LS139	Dual 2-to-4 Line Decoder/Demux	/30702	—	—	F	W
54LS151	8-Line to 1-Line Mux	/30901	—	—	•	•
54LS153	Dual 4-Line to 1-Line Mux	/30902	1	1	F	W
54LS154	4-Line to 16-Line Decoder/Demux	—	—	—	1	Q
54LS156	Dual 2-Line to 4-Line Decode/Demux	/32602	2	2	F	W
54LS157	Quad 2-Input Data Selector (non-inv.)	/30903	—	—	F	W
54LS158	Quad 2-Input Data Selector (inv.)	/30904	—	—	F	W
54LS160A	Synchronous 4-Bit Decade Counter	/31503	•	•	F	W
54LS161A	Synchronous 4-Bit Binary Counter	/31504	•	•	F	W
54LS162	Synchronous 4-Bit Decade Counter	/31511	—	—	F	W
54LS163	Synchronous 4-Bit Binary Counter	/31512	1	1	F	W
54LS164	8-Bit Parallel-Out Serial Shift Register	/30605	1	1	F	W
54LS173	Quad D-Type Flip-Flop (3-State) (8T10)	—	—	—	F	W
54LS174	Hex D-Type Flip-Flop with Clear	/30106	1	1	F	W
54LS175	Quad D-Type Edge-Triggered Flip-Flop	/30107	1	1	F	W
54LS181	4-Bit Arithmetic Logic Unit	/30801	1	—	F	W
54LS190	Synchronous Up/Down Counter (BCD)	/31513	1	1	F	W
54LS191	Synchronous Up/Down Counter (Binary)	/31509	1	1	F	W

NOTE

1 = Level 1 Qualification 2 = Level 2 Qualification = In process

OGIC—54LS SERIES (Cont'd)

DEVICE	DESCRIPTION	JM38510 SLASH SHEET	JAN QUALIFIED		MIL-STD 883	
			DIP	FLAT- PACK	DIP	FLAT- PACK
54LS192	Synchronous Decade Up/Down Counter	/31507	•	•	F	W
54LS193	Synchronous 4-Bit Binary Up/Down Counter	/31508	1	1	F	W
54LS194A	4-Bit Bidirectional Universal Shift Register	/30601	—	—	F	W
54LS195A	4-Bit Parallel-Access Shift Register	/30602	1	1	F	W
54LS197	Presetable Binary Counter/Latch (8291)	/32002	•	•	F	W
54LS221	Dual Monostable Multivibrator	/31402	—	—	•	•
54LS240	Octal Inverter Buffer 3-State	/32401	•	—	F	—
54LS241	Octal Buffer 3-State	/32402	•	—	F	—
54LS242	Quad Inverting TCRS, 3-State	/32801	•	•	F	W
54LS243	Quad TCRS, 3-State	/32802	•	•	F	W
54LS244	Octal Buffer 3-State	/32403	•	—	F	—
54LS245	Octal TCRS, 3-State	/32803	•	—	F	—
54LS251	Data Selector/Mux with 3-State Outputs	/30905	—	—	•	•
54LS253	Dual 4-Line to 1-Line Data Selector/Mux	/30908	—	—	F	W
54LS257A	Quad 2-Line to 1-Line Data Selector/Mux	/30906	1	1	•	•
54LS258A	Quad 2-Line to 1-Line Data Selector/Mux	/30907	1	1	•	•
54LS260	Dual 5-Input NOR Gate	—	—	—	F	W
54LS261	2X4 Parallel Binary Multiplier	/31801	—	—	F	W
54LS266	Quad Exclusive-NOR Gate	/30303	1	1	F	W
54LS273	Octal D, Flip Flop	/32501	2	•	F	W
54LS279	Quad S-R Latch	/31602	•	•	F	W
54LS283	4-Bit Adder	/31202	—	—	F	W
54LS290	Decade Counter	/32003	1	1	F	W
54LS293	4-Bit Binary Counter	/32004	1	1	F	W
54LS295B	4-Bit Right-Shift Left-Shift Register	/30606	1	1	F	W
54LS298	Quad 2-Input Mux with Storage	—	—	—	F	W
54LS365	Hex Buffer w/ common Enable (3-State)	/32201	1	1	F	W
54LS366	Hex Buffer w/ Common Enable (3-State)	/32202	—	—	F	W
54LS367	Hex Buffer, 4-Bit and 2-Bit (3-State)	/32203	1	1	F	W
54LS368	Hex Buffer, 4-Bit and 2-Bit (3-State)	/32204	1	1	F	W
54LS373	Octal Transparent Latch (3-State)	/32502	•	—	F	—
54LS374	Octal D Flip Flop (3-State)	/32503	—	—	F	—
54LS375	Quad Latch	—	—	—	F	W
54LS377	Octal D Flip Flop Clock Enable	/32504	—	—	F	—
54LS395A	4-Bit Cascadeable Shift Register (3-State)	/30607	1	1	F	W
54LS670	4X4 Register File (3-State)	/31901	—	—	F	W

OTE

=Level 1 Qualification

=Level 2 Qualification

=in Process

LOGIC—54S SERIES

DEVICE	DESCRIPTION	JM38510 SLASH SHEET	JAN QUALIFIED		MIL-STD 883	
			DIP	FLAT- PACK	DIP	FLAT- PACK
54S00	Quad 2-Input NAND Gate	/07001	1	1	F	W
54S02	Quad 2-Input NOR Gate	/07301	1	1	F	W
54S04	Hex Inverter	/07003	1	1	F	W
54S08	Quad 2-Input AND Gate	/08003	1	1	F	W
54S10	Triple 3-Input NAND Gate	/07005	1	1	F	W
54S11	Triple 3-Input NAND Gate	/08001	1	1	F	W
54S15	Triple 3-Input AND Gate with o/c	/08002	—	—	F	W
54S20	Dual 4-Input NAND Gate	/07006	—	—	F	W
54S30	8-Input NAND Gate	/07008	—	—	—	—
54S40	Dual 4-Input NAND Buffer	/07201	1	1	F	W
54S51	Dual 2-Wide 2-Input AO1 Gate	/07401	1	1	F	W
54S74	Dual D-Type Edge-Triggered Flip-Flop	/07101	1	1	F	W
54S85	4-Bit Magnitude Comparator	/08201	1	—	F	—
54S86	Quad 2-Input Exclusive-OR Gate	/07501	1	1	F	W
54S112	Dual J-K Negative Edge-Triggered Flip-Flop	/07102	1	1	F	W
54S113	Dual J-K Negative Edge-Triggered Flip-Flop	/07103	2	2	F	W
54S133	13-Input NAND Gate	/07009	1	1	F	W
54S135	Quad Exclusive-OR/NOR Gate	/07502	—	—	—	—
54S138	3-to-8 Line Decoder/Demux	/07701	—	—	—	—
54S139	Dual 2-to-4 Line Decoder/Demux	/07702	—	—	F	W
54S140	Dual 4-Input NAND Line Driver	/08101	1	1	F	W
54S151	8-Line to 1-Line Mux	/07901	1	1	F	W
54S153	Dual 4-Line to 1-Line Mux	/07902	1	1	F	W
54S157	Quad 2-Input Data Selector (non.inv.)	/07903	1	1	F	W
54S158	Quad 2-Input Data Selector (inv)	/07904	1	1	F	W
54S174	Hex D-Type Flip-Flop with Clear	/07105	—	—	F	W
54S175	Quad D-Type Edge-Triggered Flip-Flop	/07106	—	—	—	—
54S181	4-Bit Arithmetic Logic unit	/07801	1	—	F	*
54S182	Look-Ahead Carry Generator	/07802	—	—	*	*
54S194	4-Bit Bidirectional Universal Shift Register	/07601	—	—	—	—
54S195	4-Bit Parallel-Access Shift Register	/07602	—	—	—	—
54S251	Data Selector/Mux with 3-State Outputs	/07905	—	—	—	—
54S253	Dual 4-Line to 1-Line Data Selector/Mux	—	—	—	F	W
54S257	Quad 2-Line to 1-Line Data Selector/Mux	/07906	—	—	—	—
54S258	Quad 2-Line to 1-Line Data Selector/Mux	/07907	—	—	—	—
54S260	Dual 5-Input NOR Gate	—	—	—	F	W
54S280	9-Bit Odd/Even Parity Generator/Checker	/07703	—	—	—	—

NOTE

Per QPL 38510-32 dated
10 January 1978
1=Level 1 Qualification
2=Level 2 Qualification
* =In Process

LOGIC—8T INTERFACE SERIES

DEVICE	DESCRIPTION	JAN M38510 SHEET	MIL-STD 883	
			DIP	FLAT- PACK
8T05	7-Segment Decoder Display Driver (Active-Hi Outputs)	—	F	W
8T09	Quad Bus Driver with 3-State Outputs	—	F	W
8T13	Dual Line Driver	—	F	W
8T18	Dual 2-Input NAND (High Voltage to TTL Interface)	—	F	W
8T22	Retriggerable Monostable Multivibrator (54122/9601)	—	F	W
8T26A	Quad Bus Driver/Receiver (3-State Outputs)	—	F	R
8T28	Quad Non-Inverting Bus Driver/Receiver (3-State Outputs)	—	F	W
8T31	8-Bit Bidirectional I/O Port	—	.	.
8T32	Programmable 8-Bit, I/O Port (3-State), IV Byte	—		.
8T33	Programmable 8-Bit, I/O Port (Open Collector), IV Byte	—		.
8T35	Asynchronous Programmable 8-Bit I/O Port (Open Collector)			W
8T37	Hex Bus Receiver with Hysteresis-Schmitt Trigger		F	W
8T38	Quad Bus Transceiver (Open Collector) (DM8838)		F	W
8T80	Quad 2-Input NAND Gate (High Voltage)		F	W
8T90	Hex Inverter (High Voltage)	—	F	W
8T95	High Speed Hex Buffers/Inverters (74365/DM8095)	—	F	R
8T97	High Speed Hex Buffers/Inverters (74367/DM8097)		F	R
8T98	High Speed Hex Buffers/Inverters (74368/DM8098)		F	R
8T126	Quad 3-State Transceivers	—	F	W
8T127	Quad 3-State Transceivers	—	F	W
8T128	Quad 3-State Transceivers	—	F	W
8T129	Quad 3-State Transceivers	—	F	W

* = Qualification planned

BIPOLAR MEMORY

DEVICE	ORGANIZATION	PACKAGE*	OUTPUT CIRCUIT	NUMBER OF PINS
PROMs				
82S23	32X8	F R	OC	16
82S115	512X8	I R	TS	24
82S123	32X8	F W	TS	16
82S126	256X4	F W	OC	16
82S129	256X4	F R	TS	16
82S130	512X4	F R	OC	16
82S131	512X4	F R	TS	16
82S137	1024X4	F,I R	TS	18
82S141	512X8	F,I R	TS	24
82S181	1024X8	F,I R,G	TS	24
82LS181	1024X8	F R	TS	24
82S185	2048X4	I R	TS	18
82S2708	1024X8	F,I R	TS	24
82LS2708	1024X8	F R	TS	24
82S191	2048X8	I R,G	TS	24
FPLF				
82S100	16X48X8	I R,G	TS	28
82S101	16X48X8	I R	OC	28
82S102	16X9	I R	OC	28
82S103	16X9	I R	TS	28
82S106	16X48X8	I R	OC	28
82S107	16X48X8	I R	OC	28
PLAs				
82S200	16X48X8	I R	TS	28
82S201	16X48X8	I R	OC	28
RAMs				
54S189	16X4	F R	TS	16
54S301	256X1	F R	OC	16
82S09	64X9	I R	OC	28
82S19	64X9	I R	OC	28
82S16	256X1	F R	TS	16
82S25	16X4	F R	OC	16

R = BeO Flat Pack
 F = Cerdip
 I = Ceramic DIP
 G = Leadless 28 PINS
 W = Ceramic Flat Pack

JAN M-38510			
DEVICE	SLASH SHEET	PKG	QUAL STATUS
82S23	/20701	F	QPL II
82S123	/20702	F	QPL II
82S126	/20301	F	QPL I
82S129	/20302	F	QPL I
82S130	/20401	F	QPL II
82S131	/20402	F	QPL I
82S137	/20602	F	QPL II
82S141	/20802	F	QPL II
82S115	/20803	F	QPL II
82S181	/20904	F	QPL II
82S185	/20902	I	QPL II
82S2708	/20905	I	QPL II
82S191	/21002	I	QPL II
82S100	/ (Draft)	I	Planned

+ Per QPL M38510:38 dated June 1980

BIPOLAR MEMORY CROSS REFERENCE

AMD	SIGNETICS
2700/27LS00	82S16
27S08/27LS08	82S23
27S09/27LS09	82S123
27S10	82S126
27S11	82S129
3101	82S25

INTEL	SIGNETICS
2708	82S2708
3101	82S25
3106/A	82S16
3601	82S126
3602	82S130
3605	82S136
3622	82S131
3624	82S141
3625	82S137
3628	82S181
3636	82S191

MMI	SIGNETICS
5300-1	82S126
5301-1	82S129
5305-1	82S130
5306-1	82S131
5330	82S23
5331	82S123
5341	82S141
5353	82S137
5381	82S181
5385	82S2708
5531	82S16
5560	82S25

FAIRCHILD	SIGNETICS
93403	82S25
93417	82S126
93419	82S09
93421	82S16
93427	82S129
93431	82S130
93436	82S130
93441	82S131
93446	82S131
93448	82S141
93453	82S137
93457	82S126
93467	82S129
93451	82S181
	82S191

INTERSIL	SIGNETICS
5501	82S25
5523A	82S16
5533	54S301
5600	82S23
5603A	82S126
5604	82S130
5610	82S123
5623A	82S129
5624	82S131
5625	82S141
56526	82S137

NATIONAL	SIGNETICS
54S188	82S23
54S287	82S129
54S288	82S123
54S387	82S126
54S570	82S130
54S571	82S131
54S573	82S137
86L99	82S25
87S296	82S141
87S181	82S181
87S191	82S191

HARRIS	SIGNETICS
0064	82S25
HM7602-2	82S23
HM7603-2	82S123
HM7608-2	82S2708
HM7610-2	82S126
HM7611-2	82S129
HM7620-2	82S130
HM7621-2	82S131
HM7641-2	82S141
HM7643-2	82S137
HM7647-2	82S115
HM7681-2	82S181
HM7685-2	82S185
HM76161	82S191

MOTOROLA	SIGNETICS
4064	82S25
4256	82S16
5005	82S126

T.I.	SIGNETICS
54S188	82S23
54S189	54S189
54S287	82S129
54S288	82S123
54S301	54S301
54S387	82S126
54S474	82S141
54S476	82S137
54S478	82S181

NOTE

Parts are pin for pin functional replacements except where noted.

LINEAR DEVICES

DEVICE	DESCRIPTION	PACKAGE*	
		DIP	CAN
OPERATIONAL AMPLIFIERS			
LF 155	JFET Op Amp		H
LF 156	JFET Op Amp		H
LH2101A	Dual Op Amp	F	
LM101/A	Hi Perf Op Amp	F	H
LM124	Quad Op Amp	F	
LM158	Dual Op Amp		H
MC1556	Hi Perf Op Amp	F	H
MC1558	Dual Op Amp	F	H
SE530	Hi Slew Op Amp	F	H
SE532	Dual Op Amp		H
SE5512	Dual Op Amp	FE	H
SE5532	Dual Op Amp	F,FE	H
SE5532A	Dual Op Amp	FE	
SE5534	Lo Noise Op Amp	F,FE	H
SE5534A	Lo Noise Op Amp	FE	H
SE5537	Sample and Hold Amp	FE	H
SE5539	High Freq Op Amp	F	—
μA747	Dual Op Amp	F	H
COMPARATORS			
SE521	Dual Differential Comparator	F	
SE522	Dual Differential Comparator	F	
SE527	Voltage Comparator	F	H
SE529	Voltage Comparator	F	H
LH2111	Dual Voltage Comparator	F	
LM111	Voltage Comparator	F	H
LM139/A	Quad Voltage Comparator	F	
LM193/A	Dual Voltage Comparator		H
DIFFERENTIAL AMPLIFIERS			
SE510	Dual Differential Amplifier	F	
SE511	Dual Differential Amplifier	F	
μA733	Video Amplifier	F	H
PHASE LOCKED LOOPS			
SE567	Tone Decoder PLL	F	H
SE564	Phase Locked Loop	F	H
TIMERS			
SE555	Timer	F,FE	H
SE556-1	Dual Timer	F	
SE558	Quad Timer	F	

DEVICE	DESCRIPTION	PACKAGE*	
		DIP/ CAN	CAN
VOLTAGE REGULATORS			
SE553	Dual Track Reg	F	H
SE554	Dual Track Reg	F	H
μA723	Adj Volt Reg	F	H

DEVICE	DESCRIPTION	PACKAGE	
		DIP	CAN
D to A CONVERTERS			
DAC-08	8-Bit Mult DAC	F,Q	H
MC1508-8	8-Bit Mult DAC	F	—
SE5008	8-Bit Mult DAC	F	—
SE5009	8-Bit Mult DAC	F	—
SE5018	8-Bit μP-Comp DAC	F	—
SE5019	8-Bit μP-Comp DAC	F	—
SE5118	8-Bit μP-Comp DAC	F	—
SE5119	8-Bit μP-Comp DAC	F	—

DEVICE	DESCRIPTION	PACKAGE	
		DIP	CAN
DUAL LINE RECEIVERS			
DS7820/A	Dual Line Receiver	F	—
DS7830/A	Dual Diff Line Driver	F	—

DEVICE	DESCRIPTION	PACKAGE	
		DIP	CAN
MOS FET SWITCH			
SD210	Switch N-Channel Enhance	EE	—
SD211	Switch N-Channel Enhance	EE	—
SD5002	Quad Analog Switch	I	

DEVICE	DESCRIPTION	PACKAGE	
		DIP	CAN
SMPS CONTROL CIRCUITS			
SE5560	SMPS Controller	F	—
SG1524	Reg Pulse Width Mod	F	—

JAN M - 38510			
DEVICE	SLASH SHEET	PKG	QUAL STATUS
SE555	10903BCB	F	QPL 1
SE555	10903BPB	FE	QPL 1
SE555	10901BGC	H	QPL 1
SE556-1	10902BCB	F	QPL 1
LH2101A	10105BEB	F	QPL 1
LM101A	10103BCB	F	QPL 1
LM101A	10103BPB	FE	QPL 1
LM101AH	10103BGC	H	QPL 1
μA741	10101BGC	H	QPL 1
μA747	10101BGC	H	QPL 1
LM124	11005BCB	F	1980
DAC-08	11301BCB	F	1980
DAC-08A	11302BCB	F	1980
SE5537			1980
SG1524			1980

NOTES
 F = Cerdip
 H = TO-5

.LINEAR INDUSTRY CROSS REFERENCE

FAIRCHILD	SIGNETICS
μA111	LM111
μA139	LM139
μA733	μA733
μAF155/156	LF155/156
μA101	LM101
μA101A	LM101A
MC1556	MC1556
μA1558	MC1558
μA747	μA747
MC1555	SE555
μA556	SE556
μA109	LM109
μA79XX	79XX(7)
μA723	μA723

MOTOROLA	SIGNETICS
MLM111	LM111
MC1733	μA733
LF155/56	LF155/156
MLM101	LM101
MLM101A	LM101A
MC1558	MC1558
MC1747	μA747
MC3556	SE556
MLM109	LM109
MC78XX	78XX(7)
MC79XX	79XX(7)
MC1723	μA723
MC1508	MC1508-8

NATIONAL	SIGNETICS
LM161	SE527
LH2111	LH2111
LM111	LM111
LM119	LM119
LM139	LM139
LM193	LM193/193A
LM733	μA733
LF155/56	LF155/156
LH2101A	LH2101A
LH2108A	LH2108A
LM101A	LM101
LM101	LM101A
LM124	LM124
LM158	LM158
LM1558	MC1558
LM1581	SE532
LM747	μA747
LM567	SE567
DM7820	DM7820
DM7830	DM7830
LM555	SE555
LM109	LM109
LM723	μA723

PMI	SIGNETICS
SSS1508	MC1508-8
DAC-08	SE5008

RAYTHEON	SIGNETICS
LM111	LM111
LM139	LM139
RM733	μA733
LF155/56/57	LF155/156
LM101	LM101
LM101A	LM101A
LM124	LM124
RM1556	MC1556
RM1558	MC1558
RM747	μA747
RM555	SE555
LM109	LM109
RM723	μA723

T.I.	SIGNETICS
LM111	LM111
SN52733	μA733
LF155/56	LF155/156
SN52101A	LM101A
SN55182	DM7820
SN55183	DM7830
SN52555	SE555
SE556	SE556
LM109	LM109
μA79XX	μA79XX(7)
SN52723	μA723

BIPOLAR MICROPROCESSORS

PRODUCT	DESCRIPTION	AVAILABILITY	
		DIP	FLAT PACK
3001	Microprogram Control Unit	I	R
3002	Central Processing Element (2-bit slice)	I	R
8X300	Interpreter / Microcontroller	I	*

* Under development

MICROPROCESSOR SUPPORT CIRCUITS

PRODUCT	DESCRIPTION	AVAILABILITY	
		DIP	FLAT PACK
LOGIC			
54123	Retriggerable Monostable Multivibrator	F	R
54180	8-Bit Odd/Even Parity Checker	F	R
54LS194	4-Bit Bidirectional Shift Register	I	*
54LS195	4-Bit Parallel Access Shift Register	I	*
54LS365	High Speed Hex 3-State Buffer	F	W
54LS366	High Speed Hex 3-State Buffer	F	W
54LS367	High Speed Hex 3-State Buffer	F	W
54LS368	High Speed Hex 3-State Buffer	F	W
INTERFACE			
8T09	Quad Bus Driver with 3-State Output	F	W
8T13	Dual Line Driver	F	W
8T26A	Quad Bus Driver / Receiver (3-State)	F	W
8T28	Quad Bus Non-Inverting Driver / Receiver (3-State)	F	W
8T32	Programmable 8-Bit I/O Port (3-State), IV Byte	I	*
8T35	Asynchronous Programmable 8-Bit I/O Port (Open Collector)	I	*
8T95	High Speed Hex Buffer (3-State)	F	R
8T97	High Speed Hex Buffer (3-State)	F	R
8T98	High Speed Hex Inverter (3-State)	F	R
8T126	Quad 3-State Transceivers	F	W
8T127	Quad 3-State Transceivers	F	W
8T128	Quad 3-State Transceivers	F	W
8T129	Quad 3-State Transceivers	F	W

* Under development

CHIP PROGRAM

Signetics is currently a major supplier of chips to both the Military / Aerospace and Commercial marketplaces. All chip and wafer sales are processed through Military Products Division.

To further enhance Signetics' ability to service the chip marketplace, Signetics has appointed distributors to stock and resell our full line of integrated circuit chips.

Our distributors can be contacted at the following address:

Hybritek Ltd.,
125, Long Lane
Chadderton
Lancashire OL9 8AY
England
Tel: 061-681-6658/061-682-6575
(Telex 666726)

PACKAGES

INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.

General

1. Dimensions shown are metric units (millimeters), except those in parentheses which are English units (inches).
2. Lead spacing shall be measured within this zone.
 - a. Shoulder and lead tip dimensions are to centerline of leads.
3. Tolerances non-cumulative
4. Thermal resistance values are determined by utilizing the linear temperature dependence of the forward voltage drop across the substrate diode in a digital device to monitor the junction temperature rise during known power application across VCC and ground. The values are based upon 120 mils square die for plastic packages and a 90 mils square die in the smallest available cavity for hermetic packages. All units were solder mounted to P.C. boards, with standard stand-off, for measurement.

Plastic Only

5. Lead material: Alloy 42 (Nickel/Iron Alloy) Olin 194 (Copper Alloy) or equivalents, solder dipped.
6. Body material: Plastic (Epoxy)
7. Round hole in top corner denotes lead No. 1.
8. Body dimensions do not include molding flash.
9. SO Packages-microminature packages.
 - a. Lead material: Alloy-42.
 - b. Body material: Plastic (Epoxy).

Hermetic Only

10. Lead material
 - a. ASTM alloy F-15 (KOVAR) or equivalent—gold plated, tin plated, or solder dipped.
 - b. ASTM alloy F-30 (Alloy 42) or equivalent—tin plated, gold plated or solder dipped.
 - c. ASTM alloy F-15 (KOVAR) or equivalent—gold plated.
11. Body Material
 - a. Eyelet, ASTM alloy F-15 or equivalent—gold or tin plated, glass body.
 - b. Ceramic with glass seal at leads.
 - c. BeO ceramic with glass seal at leads.
 - d. Ceramic with ASTM alloy F-30 or equivalent.

12. Lid Material

- a. Nickel or tin plated nickel, weld seal.
 - b. Ceramic, glass seal.
 - c. ASTM alloy F-15 or equivalent, gold plated, alloy seal.
 - d. BeO Ceramic with glass seal.
13. Signetics symbol, angle cut, or lead tab denotes Lead No. 1.
 14. Recommended minimum offset before lead bend.
 15. Maximum glass climb .010 inches.
 16. Maximum glass climb or lid skew is .010 inches.
 17. Typical four places.
 18. Dimension also applies to seating plane.

PLASTIC PACKAGES

NO. OF LEADS	PACKAGE CODE	$\theta_{ja}/\theta_{jc}(^{\circ}\text{C}/\text{W})$	DESCRIPTION ¹
Standard Dual-In-Line			
8	NE	162/65	
14	NH	150/65	TO-116/MO-001
16	NJ	137/53	MO-001
18	NK	135/53	
20	NL	135/53	
22	NM	120/53	
24	NN	116/53	MO-015
24	NNE NNF	120/60	Slim Line
28	NQ	116/53	MO-015
40	NW	110/50	MO-015
Power Dual-In-Line			
14	NHA ²	95/33	Butterfly
16	NJA ²	95/33	Butterfly
18	NKA ²	90/26	Butterfly
20	NLA ²	90/26	Butterfly
24	NNA ²	60/23	Heatsink
28	NQA ²	56/21	Heatsink
SO Packages			
8	DE	110	SO-8
14	DH	100	SO-14
16	DJ	100	SO-16

NOTES

1. Dual-in-Line packages unless otherwise described.
2. Package outline is the same as corresponding standard Dual-in-Line package with identical number of leads.


HERMETIC PACKAGES

NO. OF LEADS	PACKAGE CODE	θ_{ja}/θ_{jc}(°C/W)	DESCRIPTION¹
Metal Headers			
3	HBA	100/20	TO-5 Header
4	EC	100/20	TO-46 Header
4	EE	150/25	TO-72 Header
8	HEA/HEB	150/25	TO-5 Header
10	HFB/HFA	150/25	TO-5/TO-100 Header, Short Can
10	HFD/HFC	150/25	TO-5/TO-100 Header, Tall Can
Flat Packs			
10	QF	230/55	Flat Ceramic
10	WF	240/50	Flat Ceramic
14	QHA	185/45	Flat Ceramic Laminate
14	WH	205/50	Flat Ceramic
16	QJA	170/45	Flat Ceramic Laminate
16	RJA	133/30	Flat Ceramic, BeO
16	WJ	200/50	Flat Ceramic
18	RKA	107/22	Flat Ceramic, BeO
24	QNA	155/44	Flat Ceramic Laminate
24	RNA	107/22	Flat Ceramic, BeO
24	WN	155/40	Flat Ceramic
28	RQA	107/22	Flat Ceramic, BeO
40	RWA	95/20	Flat Ceramic, BeO
Cerdip Family			
8	FE	110/30	Dual-in-Line Ceramic
14	FH	110/30	Dual-in-Line Ceramic
16	FJ	100/30	Dual-in-Line Ceramic
18	FK	93/27	Dual-in-Line Ceramic
20	FL	90/25	Dual-in-Line Ceramic
22	FM	75/27	Dual-in-Line Ceramic
24	FN	60/26	Dual-in-Line Ceramic
28	FQ	57/27	Dual-in-Line Ceramic
Laminated Ceramic, Side Brazed Lead			
8	IEA	100/30	Dip Laminate
14	IHA	95/25	Dip Laminate
16	IJA	90/25	Dip Laminate
18	IKA/IKB	88/25	Dip Laminate
22	IMA	80/25	Dip Laminate
24	INC/INH	65/25	Dip Laminate
28	IQA	60/25	Dip Laminate
28	GQ*	90/35	Chip Carrier
40	IWA	55/25	Dip Laminate
44	GX*	75/30	Chip Carrier
48	JY*	55/25	Dual-in-Line Ceramic
50	IZA	42/20	Dip Laminate


*Contact factory for Package drawings.

PLASTIC: Standard and Power Dual-In-Line


NE Package




NH Package



NJ Package




NK Package




PLASTIC: Standard and Power Dual-In-Line (cont'd.)


NL Package



NM Package




NN Package




PLASTIC: Standard and Power Dual-In-Line (cont'd.)


NNE/NNF Package



NQ Package




NW Package




PLASTIC: SO Packages


DE Package



DH Package




DJ Package




HERMETIC: Metal Headers

HBA Package




CONSTRUCTION NOTES: 10a, 11a, 12a

EC Package




CONSTRUCTION NOTES: 10a, 11a, 12a

EE Package



CONSTRUCTION NOTES: 10a, 11a, 12a


HEA/HEB Package



CONSTRUCTION NOTES: 10a, 11a, 12a


HERMETIC: Metal Headers (cont'd.)

HFB/HFA Package



CONSTRUCTION NOTES: 10a, 11a, 12a


HFD/HFC Package



CONSTRUCTION NOTES: 10a, 11a, 12a


HERMETIC: Flat Packs

QF Package



CONSTRUCTION NOTES: 10c, 11d, 12b

WF Package




CONSTRUCTION NOTES: 10b, 11b, 12b

PACKAGES


HERMETIC: Flat Packs (cont'd.)

QHA Package




CONSTRUCTION NOTES: 10c, 11d, 12b

WH Package




CONSTRUCTION NOTES: 10b, 11b, 12b

QJA Package



CONSTRUCTION NOTES: 10c, 11d, 12b

RJA Package




RJA CONSTRUCTION NOTES: 10b, 11c, 12b


PACKAGES

HERMETIC: Flat Packs (cont'd.)


WJ Package




RKA Package



QNA Package




RNA Package




HERMETIC: Flat Packs (cont'd.)

WN Package




CONSTRUCTION NOTES: 10b, 11b, 12b

RQA Package



CONSTRUCTION NOTES: 10b, 11c, 12d


RWA Package



CONSTRUCTION NOTES: 10b, 11c, 12d


HERMETIC: Cerdip Family

FE Package




CONSTRUCTION NOTES: 10b, 11b, 12b

FH Package




CONSTRUCTION NOTES: 10b, 11b, 12b

FJ Package




CONSTRUCTION NOTES: 10b, 11b, 12b

FK Package




CONSTRUCTION NOTES: 10b, 11b, 12b

**HERMETIC: Laminated Ceramic, Side Brazed Lead
IEA Package**




CONSTRUCTION NOTES: 10b, 11d, 12b

IHA Package



CONSTRUCTION NOTES: 10b, 11d, 12b


IJA Package



CONSTRUCTION NOTES: 10b, 11d, 12b


HERMETIC: Laminated Ceramic, Side Brazed Lead (cont'd.)

IKA/IKB Package




CONSTRUCTION NOTES: 10b, 11d, 12b OR 12c

IMA Package



CONSTRUCTION NOTES: 10b, 11d, 12b


INC/INH Package



CONSTRUCTION NOTES: 10b, 11b, 12b


HERMETIC: Laminated Ceramic, Side Brazed Lead (cont'd.)

IQA Package




CONSTRUCTION NOTES: 10b, 11b, 12b

IWA Package



CONSTRUCTION NOTES: 10b, 11b, 12b

IZA Package



CONSTRUCTION NOTES: 10b, 11b, 12b

INDEX

BIPOLAR MEMORY

3101A (O.C.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
54/74S189 (T.S.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
54/74S301 (O.C.)	256-Bit TTL RAM (256X1)	30
82S09 (O.C.)	576-Bit Bipolar RAM (64X9)	38
82S16 (T.S.)	256-Bit Bipolar RAM (256X1)	34
82S19 (O.C.)	576-Bit Bipolar RAM (64X9)	38
82S21 (O.C.)	64-Bit Bipolar Write-While-Read RAM (32X2)	23
82S23 (O.C.)	256-Bit Bipolar PROM (32X2)	66
82S25 (O.C.)	64-Bit Bipolar Scratch Pad Memory (16X4)	19
82S100 (T.S.)	Bipolar Field Programmable Logic Array (16X48X8)	111
82S101 (O.C.)	Bipolar Field Programmable Logic Array (16X48X8)	111
82S102 (O.C.)	Bipolar Field Programmable Gate Array (16X9)	124
82S103 (T.S.)	Bipolar Field Programmable Gate Array (16X9)	124
82S104 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X48X8)	134
82S105 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X48X8)	134
82S106 (O.C.)	Bipolar Field Programmable ROM Patch (16X48X8)	159
82S107 (T.S.)	Bipolar Field Programmable ROM Patch (16X48X8)	159
82S115 (T.S.)	4096-Bit Bipolar PROM (512X8)	83
82S123 (T.S.)	256-Bit Bipolar PROM (32X8)	66
82S126 (O.C.)	1024-Bit Bipolar PROM (256X4)	73
82S129 (T.S.)	1024-Bit Bipolar PROM (256X4)	73
82S130 (O.C.)	2048-Bit Bipolar PROM (512X4)	81
82S131 (T.S.)	2048-Bit Bipolar PROM (512X4)	81
82S137 (T.S.)	4096-Bit Bipolar PROM (1024X4)	92
82HS137 (T.S.)	4096-Bit High Speed Bipolar PROM (1024X4)	94
82S141 (T.S.)	4096-Bit Bipolar PROM (512X8)	88
82HS147 (T.S.)	4096-Bit High Speed Bipolar PROM (512X8)	90
82S150 (O.C.)	Bipolar Field Programmable Gate Array (18X12)	172
82S151 (T.S.)	Bipolar Field Programmable Gate Array (18X12)	172
82S152 (O.C.)	Bipolar Field Programmable Logic Array (18X32X10)	178
82S153 (T.S.)	Bipolar Field Programmable Logic Array (18X32X10)	178
82S154 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S155 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S156 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S157 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S158 (O.C.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S159 (T.S.)	Bipolar Field Programmable Logic Sequencer (16X32X12)	184
82S180 (O.C.)	8192-Bit Bipolar PROM (1024X8)	96
82S181 (T.S.)	8192-Bit Bipolar PROM (1024X8)	96
82HS181 (T.S.)	8192-Bit High Speed Bipolar PROM (1024X8)	98A
82LS181 (T.S.)	8192-Bit Low Power Bipolar PROM (1024X8)	99
82PS181 (T.S.)	8192-Bit Power Strobed Bipolar PROM (1024X8)	100A
82S183 (T.S.)	8192-Bit Bipolar PROM (1024X8)	103
82S185 (T.S.)	8192-Bit Bipolar PROM (2048X4)	106
82HS185 (T.S.)	8192-Bit High Speed Bipolar PROM (2048X4)	107A
82S191 (T.S.)	16,384-Bit Bipolar PROM (2048X4)	108
82HS191 (T.S.)	16,384-Bit High Speed Bipolar PROM (2048X4)	110A
82S210 (T.S.)	2304-Bit Bipolar RAM (256X9)	51
82S212 (T.S.)	2304-Bit Bipolar RAM (256X9)	55
82S2708 (T.S.)	8192-Bit Bipolar PROM (1024X8)	101
8X350 (T.S.)	2048-Bit Bipolar RAM (256X8)	58
10139	256-Bit ECL High Performance PROM (32X8)	68
10149	1024-Bit ECL PROM (256X4)	75
10155	16-Bit ECL CAM (8X2)	15
10415	1024-Bit ECL RAM (1024X1)	45
10415A	1024-Bit ECL RAM (1024X1)	45
100415	1024-Bit ECL RAM (1024X1)	48
100415A	1024-Bit ECL RAM (1024X1)	48
100422	1024-Bit ECL RAM (256X4)	42

Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: FAPESA, Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.
Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 08 88.
Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.
Belgium: M.B.L.E., 7, rue du Pavillon, B-1030 BRUXELLES, Tel. (02) 242 7400.
Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.
Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.
Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.
Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.
Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.
Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.
France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.
Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.
Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.
Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. 12-24 51 21.
India: PEICO ELECTRONICS & ELECTRICALS LTD., Ramon House, 169 Backbay Reclamation, BOMBAY 400020, Tel. 295144.
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Panim Bank Building, 2nd Fl., Jl. Jend. Sudirman, P.O. Box 223, JAKARTA, Tel. 716 131.
Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.
Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.
Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanaawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.
(IC Products) SIGNETICS JAPAN, LTD, TOKYO, Tel. (03)230-1521.
Korea: PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 794-4202.
Malaysia: PHILIPS MALAYSIA SDN. BERHAD, Lot 2, Jalan 222, Section 14, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11.
Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 533-11-80.
Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, 5600 PB EINDHOVEN, Tel. (040) 79 33 33.
New Zealand: PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 894-160.
Norway: NORSK A/S PHILIPS, Electronica, Sørkedalsveien 6, OSLO 3, Tel. 46 38 90.
Peru: CADESA, Rocca de Vergallo 247, LIMA 17, Tel. 62 85 99.
Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.
Portugal: PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.
Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 25 38 811.
South Africa: EDAC (Pty.) Ltd., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9.
Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.
Sweden: A.B. ELCOMA, Lidingsvägen 50, S-11584 STOCKHOLM 27, Tel. 08/67 97 80.
Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01/43 22 11.
Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. (02)-5631717.
Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.
Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.
United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.
United States: (Active devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.
(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
Uruguay: LUZILECTRON S.A., Avda Rondeau 1576, piso 5, MONTEVIDEO, Tel. 91 43 21.
Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11.
For all other countries apply to: PHILIPS INDUSTRIES, Electronic Components and Materials Division, Marketing Communications, Building BA, 5600 MD EINDHOVEN, THE NETHERLANDS, Telex 35000, Tel. (040) 72 31 42

A20

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.